Divide, Square Root and Remainder Algorithms for the IA-64 Architecture

Application Note

July 2000

Document Number: 248725-002

intel

THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The IA-64 processors may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's website at http://www.intel.com.

*Third-party brands and names are the property of their respective owners.

Copyright © Intel Corporation 2000

int_el. Contents

1.	Introdu	uction	5		
	1.1.	Background	5		
	1.2.	Versions of the Algorithms	5		
	1.3.	Performance	6		
	1.4.	Algorithm Details	7		
	1.5.	Software Assistance	7		
	1.6.	Integer Division	8		
2.	Floatir	ng-Point Divide Algorithms for the IA-64 Architecture	10		
	2.1.	Single Precision Floating-Point Divide, Latency-Optimized	10		
	2.2.	Single Precision Floating-Point Divide, Throughput-Optimized	12		
	2.3.	Double Precision Floating-Point Divide, Latency-Optimized	15		
	2.4.	Double Precision Floating-Point Divide, Throughput-Optimized	18		
	2.5.	Double-Extended Precision Floating-Point Divide, Latency-Optimized	20		
	2.6.	Double-Extended Precision Floating-Point Divide, Throughput-Optimized	23		
	2.7.	Parallel Single Precision (SIMD) Floating-Point Divide, Latency-Optimized, Version 7	1.26		
	2.8.	Parallel Single Precision (SIMD) Floating-Point Divide, Latency-Optimized, Version 2	2.33		
	2.9.	Parallel Single Precision (SIMD) Floating-Point Divide, Throughput-Optimized	38		
	2.10.	Software Assistance (SWA) Conditions for Floating-Point Divide	38		
		2.10.1. Property 1	38		
3.	Floating-Point Square Root Algorithms for the IA-64 Architecture				
	3.1.	Single Precision Floating-Point Square Root, Latency-Optimized	41		
	3.2.	Single Precision Floating-Point Square Root, Throughput-Optimized	43		
	3.3.	Double Precision Floating-Point Square Root, Latency-Optimized	46		
	3.4.	Double Precision Floating-Point Square Root, Throughput-Optimized	50		
	3.5.	Double-Extended Precision Floating-Point Square Root	52		
	3.6.	Parallel (SIMD) Single Precision Floating-Point Square Root, Latency-Optimized, Scaled, Version 1	56		
	3.7.	Parallel (SIMD) Single Precision Floating-Point Square Root, Latency-Optimized, Version 2	62		
	3.8.	Parallel (SIMD) Single Precision Floating-Point Square Root, Throughput-Optimized	68		
	3.9.	Software Assistance (SWA) Conditions for Floating-Point Square Root	68		
		3.9.1. Property 2	68		
4.	Intege	r Divide and Remainder Algorithms for the IA-64 Architecture	70		
	4.1.	Signed 8-bit Integer Divide, Latency-Optimized	70		
	4.2.	Signed 8-bit Integer Divide, Throughput-Optimized	72		
	4.3.	Unsigned 8-bit Integer Divide, Latency-Optimized	74		
	4.4.	Unsigned 8-bit Integer Divide, Throughput-Optimized	75		
	4.5.	Signed 8-bit Integer Remainder, Latency-Optimized	77		
	4.6.	Signed 8-bit Integer Remainder, Throughput-Optimized	79		
	4.7.	Unsigned 8-bit Integer Remainder, Latency-Optimized	81		
	4.8.	Unsigned 8-bit Integer Remainder, Throughput-Optimized	82		
	4.9.	Signed 16-bit Integer Divide, Latency-Optimized	84		
	4.10.	Signed 16-bit Integer Divide, Throughput-Optimized	86		

int_{el}.

IA-64 Processors

1 1 1	Unsigned 16 hit Integer Divide Latency Optimized	00
4.11.	Unsigned 16 bit Integer Divide, Eatency-Optimized	00
4.12.	Onsigned To-bit Integer Divide, Throughput-Optimized	90
4.13.	Signed 16-bit Integer Remainder, Latency-Optimized	92
4.14.	Signed 16-bit Integer Remainder, Throughput-Optimized	93
4.15.	Unsigned 16-bit Integer Remainder, Latency-Optimized	95
4.16.	Unsigned 16-bit Integer Remainder, Throughput-Optimized	97
4.17.	Signed 32-bit Integer Divide	99
4.18.	Unsigned 32-bit Integer Divide	101
4.19.	Signed 32-bit Integer Remainder	104
4.20.	Unsigned 32-bit Integer Remainder	106
4.21.	Signed 64-bit Integer Divide, Latency-Optimized	108
4.22.	Signed 64-bit Integer Divide, Throughput-Optimized	111
4.23.	Unsigned 64-bit Integer Divide, Latency-Optimized	113
4.24.	Unsigned 64-bit Integer Divide, Throughput-Optimized	116
4.25.	Signed 64-bit Integer Remainder, Latency-Optimized	119
4.26.	Signed 64-bit Integer Remainder, Throughput-Optimized	122
4.27.	Unsigned 64-bit Integer Remainder, Latency-Optimized	124
4.28.	Unsigned 64-bit Integer Remainder, Throughput-Optimized	127
Author	·S	130
Ackno	wledgments	130
Refere	ences	131

Revision History

Rev.	Draft/Changes	Date
001	Initial Release	February 2000
002	Added authors section	June 2000
	Replaced throughput-optimized double precision square root by improved algorithm	
	Updated latency-optimized SIMD algorithms (slightly improved unpacked code)	
	 Added short sections for throughput-optimized SIMD algorithms 	
	Replaced latency-optimized SIMD square root algorithm	

5.

6.

7.

1. Introduction

1.1. Background

This document is addressed to writers of compilers, mathematical libraries, floating-point emulation libraries, floating-point exception handlers, binary translators, test and validation suites for the IA-64 architecture, or other programmers interested in the IA-64 assembly language implementation of basic arithmetic operations.

The IA-64 architecture specifies two approximation instructions, **frcpa** and **frsqrta**, that are designed to support efficient and IEEE-correct software implementations of division, square root and remainder.

Deferring most of the division and square root computations to software offers several advantages. Most importantly, since each operation is broken down into several simpler instructions, these individual instructions can be scheduled more flexibly in conjunction with the rest of the code, increasing the potential for parallelism. In particular:

- Since the underlying operations are fully pipelined, the division and square root operations inherit the pipelining, allowing high throughput.
- If a perfectly rounded IEEE-correct result is not required (e.g. in graphics applications), faster algorithms can be substituted.

Intel provides a number of recommended division and square root algorithms, in the form of short sequences of straight-line code written in assembly language for the IA-64 architecture. The intention is that these can be inlined by compilers, used as the core of mathematical libraries, or called on as macros by assembly language programmers. It is expected that these algorithms will serve all the needs of typical users, who when using a high-level language might be unaware of how division and square root are actually implemented.

All the Intel-provided algorithms have been carefully designed to provide IEEE-correct results, to set floating-point status flags, and to trigger floating-point exceptions appropriately. Subject to this correctness constraint, they have been written to maximize performance on the ItaniumTM processor, the first silicon implementation of the IA-64 architecture. However, they are also likely to be the most appropriate algorithms for future IA-64 processors, even those with significantly different hardware characteristics.

1.2. Versions of the Algorithms

The IA-64 architecture provides full support for the following three floating-point formats specified in the IEEE Standard 754-1985 for Binary Floating-Point Arithmetic [1].



Format	Effective Precision	Total Bits in Encoding
Single	24	32
Double	53	64
Double-extended	64	80

In addition, the IA-64 architecture specifies a packed type of two parallel single precision floating-point numbers, intended to support SIMD (single instruction, multiple data stream) computations, where the same operation is applied to more than one data set in parallel.

Accordingly, different division and square root algorithms are provided for single, double, doubleextended, and SIMD formats. Generally, the algorithms for single precision are the fastest, those for double-extended precision the slowest, and those for double precision in-between. SIMD algorithms are typically slightly slower than those for single precision, since intermediate computation steps cannot take advantage of higher intermediate precision.

As well as the multiplicity of formats, most algorithms have two separate variants, one of which is designed to minimize latency (i.e. the number of clock cycles between starting the operation and having the result available), and the other to maximize throughput (the number of cycles used to execute an operation, averaged over a large number of independent instances). Which variant is best to use depends on the kind of program within which it is being invoked. For example, when taking the square root of each element of an array and placing the results in another array, one would wish to maximize throughput. Because the operations are independent they can fully exploit parallelism, and the latency of an individual operation is hardly significant. If on the other hand the operation is part of a chain of serially dependent computations where later computations cannot proceed till the result is available, one would wish to minimize latency. Generally speaking, an intelligent choice should be made by the compiler, but when hand-optimizing code the user might be able to make a better decision.

1.3. Performance

The following tables show the numbers of clock cycles taken by the functions of various precisions, to execute on an Itanium processor. Note that special versions of the SIMD algorithms are provided too, that scale some of the quantities involved, in order to also set correctly the denormal flag; these have slightly longer latencies.

DIVISION	Single	Double	Extended	SIMD (not scaled)	SIMD (scaled)
Latency-optimized	30	35	40	31	35
Throughput- optimized	3.5	5.0	7.0	5.5	7.0

SQUARE ROOT	Single	Double	Extended	SIMD (not scaled)	SIMD (scaled)
Latency-optimized	35	45	50	40	45
Throughput- optimized	5.0	6.5	7.5	6.0	8.0

The square root algorithms rely on loading constants, and the time taken to load these constants is not included in the overall latencies. If the function is inlined by an optimizing compiler, these loads should be issued early as part of normal operation reordering.

1.4. Algorithm Details

Section 2 of the current document details the Intel-provided algorithms for floating-point division, and Section 3 details the square root algorithms. Section 4 covers the algorithms for integer division and remainder, which are based on floating-point cores (see below).

All the algorithms are implemented as segments of straight-line code, which perform an initial approximation step (**frcpa** or **frsqrta**) and then refine the resulting approximation to give a correctly rounded result, using power series or iterative methods such as the Newton-Raphson or Goldschmidt iteration.

All of these algorithms have been mathematically analyzed and proved IEEE-correct, both by hand [3], [4] and machine-checked proofs, for the core case where SWA faults do not occur (see below). Correctness means providing the correctly rounded result whatever the ambient IEEE rounding mode, and setting all the IEEE flags or triggering exceptions appropriately. Also, the Intel-specific denormal flag is set, and the denormal exception is triggered correctly whenever either input argument is unnormal. However, in the SIMD algorithms that do not use scaling it might also be triggered incorrectly by the last instruction of the sequence, when the input argument (first argument in the case of division) is very small. The precise conditions are stated for each algorithm.

The document also contains optimized assembly language implementations of the divide and square root algorithms, together with simple test drivers. The optimization is aimed at minimizing the number of clock cycles necessary to execute each algorithm on the Itanium processor, and also at minimizing register usage (only scratch registers were used). The code is presented as short routines in assembly language for the IA-64 architecture, but using them as inlined sequences is straightforward. As can be seen from the assembly language implementations, all the computation steps of the 45 different algorithms map directly to IA-64 architecture instructions. For all the floating-point algorithms, the first (reciprocal approximation) instruction and the last instruction share the same status field in the Floating-Point Status Register (FPSR) [2], that contains the user settings (usually status field 0, which is also assumed in this document; wre set to 0 and ftz set to 0 are assumed, otherwise underflow or overflow conditions might not be reported correctly). All the other instructions use status field 1 (whose settings include 64-bit precision, rounding to nearest, and widest range exponent, wre, set to 1). The default value of the FPSR is 0x0009804c0270033f (see [2], [5] for more details). For the integer algorithms that are based on floating-point computations, status field 1 is used.

1.5. Software Assistance

IA-64 floating-point Software Assistance requests can be raised for different reasons, depending on the implementation [7]. For the Itanium processor, Software Assistance requests for scalar floating-point divide and square root occur (1) for unnormal operands, (2) when tiny results are generated, and (3) for some operands that are in floating-point register format (Architecturally Mandated Software Assistance faults).



Architecturally Mandated Software Assistance requests might occur for certain input values, typically when they are extremely large or extremely small. Then, the main path of the algorithms might not compute the result correctly, because of overflow or underflow in intermediate steps. However, in these situations the initial approximation instruction, frcpa or frsqrta, will either return the correct result (for special operands), or it will generate an IA-64 Architecturally Mandated Software Assistance (SWA) fault. This will cause a system software component, the floating-point SWA handler, to compute the correct result via an alternate algorithm (part of the IA-64 Architecture Floating-Point Emulation Library that represents the SWA handler). The SWA conditions are stated precisely for each algorithm. In such cases where the body of the algorithm should not be executed, the initial approximation instructions will clear their output predicate register. Therefore, all the other instructions in the body of the algorithm, which are predicated on this register, will not be executed in the exceptional cases. For finite non-zero arguments in the scalar formats (single, double, double-extended precision), no Architecturally Mandated Software Assistance cases occur. Such situations can however occur for certain floating-point register format input values beyond the double-extended range. Other special cases occur for the reciprocal approximation instructions, when (at least) one input operand is zero, infinity, or NaN: in this case, the reciprocal approximation instruction provides the result, and clears its output predicate.

For correct operation of the software, it is imperative to use the same destination register for the first instruction of the computation (the reciprocal approximation instruction), and for the last one (an **fma** instruction that generates the final result). In this way, whether an IA-64 architecturally mandated SWA fault occurs or not, or frcpa/frsqrta generate the answer, the result of the scalar computation will be provided correctly in the destination register of the last instruction.

For the parallel algorithms, the computation beyond the first instruction is disabled if the output predicate from the initial approximation instruction **fprcpa** or **fprsqrta** is 0. The parallel approximation instruction does not raise Architecturally Mandated SWA faults, and does not provide the expected IEEE correct result. Instead, it provides an approximation (see [2]) that can be possibly used in a "dirty" (not IEEE correct) operation. If an IEEE correct result is desired when the output predicate of the reciprocal approximation instruction is cleared, then the input operands have to be unpacked, one of the scalar algorithms for single precision computations has to be applied to the low and to the high halves separately, and the results have to be packed back into a SIMD result, in the same destination register as that of the last instruction of the parallel algorithm. This method was used in the assembly language implementations of the algorithms described in this document.

1.6. Integer Division

The IA-64 architecture does not provide integer divide or remainder operations in hardware. These operations are meant to be implemented in software. In Section 4, recommended algorithms are provided, that have been mathematically proved correct, and were designed to be efficient. Integer division is implemented by transferring the operands to floating-point registers, performing an approximate floating-point division, and truncating the answer before returning it to an integer register. The remainder operation is based on integer division, with one more multiply-subtract operation performed at the end.

The integer divide and remainder computations are not affected by the rounding mode set by the user in the FPSR main status field (sf0); all floating-point operations use the reserved status field sf1, and thus are performed in register file size format (17-bit exponent, 64-bit significand) and round-to-nearest mode.

More efficient algorithms are provided for short integers. The fastest algorithms are for 8-bit operands, and the slowest but most general, for 64-bit operands; 16-bit and 32-bit variants of intermediate speed are

also provided. For 8 and 16-bit operands, the fastest (latency-optimized) algorithms use iterative subtraction instead of floating-point operations.

Operation (signed/unsigned)	Latency-Optimized [clock cycles per result]	Throughput-Optimized [clock cycles per result]	
8-bit integer divide	31	3	
Unrolled loop:	20 (signed), 19 (unsigned)		
8-bit integer remainder	31	3.5	
Unrolled loop:	20 (signed), 19 (unsigned)		
16-bit integer divide	47 3.5		
Unrolled loop:	36 (signed), 35 (unsigned)		
16-bit integer remainder	47	4	
Unrolled loop:	36 (signed), 35 (unsigned)		
32-bit integer divide	49	4.5	
32-bit integer remainder	56	5	
64-bit integer divide	59	5.5	
64-bit integer remainder	66	6	

The latencies and throughput rates of the integer divide and remainder operations are as follows:

The integer input values must be transferred to floating-point registers and converted to floating-point format. After the final step of the quotient computation, the quotient must be truncated to integer. Therefore the latencies of these conversions, as well as the latencies of transfers between the general and floating-point register files, must be added to the floating-point computation latencies. For 8, 16, and 32 bit integer division and remainder, the arguments might need to be sign-extended to 64 bits (if they are not already passed in 64-bit format); the latency of the sign-extension operation (*sxt*, *zxt*) was not added to the values in the table above.

The throughput rate was estimated as the number of floating-point instructions divided by the number of floating-point units available (two floating-point units were assumed available). The rational (non-integer) values are achievable by unrolling the loop twice.

The integer operations will not cause Software Assistance requests. All input arguments are representable as 64-bit integers, which are representable as double-extended precision normalized numbers (15-bit exponent, 64-bit significand).

The only special case when the quotient is provided by the frcpa instruction, and not by the Newton-Raphson or similar sequence, is division by 0. To get the correct result in all cases, it is important that the destination register be the same for the first instruction in the quotient computation sequence (frcpa) and for the last fma before quotient truncation.



2.

Floating-Point Divide Algorithms for the IA-64 Architecture

Six different algorithms are provided for scalar floating-point divide operations: one latency-optimized and one throughput-optimized version for each IEEE format (single, double and double-extended precision). The algorithms were proven to be IEEE-compliant (see [3],[4]) and in addition, the Intel Architecture-specific Denormal flag is always correctly set to indicate a denormal input. The double-extended precision algorithms will also yield IEEE-compliant results and correctly set IEEE flags for 82-bit floating-point register format arguments, when status field 0 in the Floating-Point Status Register (FPSR) is set to use the widest-range exponent (17-bit exponent). For all the other algorithms, the widest-range exponent bit (wre) is assumed to be 0. For all the algorithms, the flush-to-zero bit (ftz) in the user status field is assumed to be 0.

For parallel (SIMD) floating-point divide, an IEEE-compliant algorithm is provided that also sets the Denormal flag correctly. A slightly faster version that preserves IEEE compliance but does not always provide a correct Denormal flag is also available.

2.1. Single Precision Floating-Point Divide, Latency-Optimized

The following algorithm calculates $q'_3 = a/b$ in single precision, where *a* and *b* are single precision numbers. *rn* is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- $(2) \quad \mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (3) $e_0 = (1 b \cdot y_0)_{rn}$
- $(4) \quad q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- (5) $e_1 = (e_0 \cdot e_0)_{rn}$
- (6) $q_2 = (q_1 + e_1 \cdot q_1)_{rn}$
- (7) $e_2 = (e_1 \cdot e_1)_{rm}$
- (8) $q_3 = (q_2 + e_2 \cdot q_2)_{rn}$
- (9) $q'_3 = (q_3)_{rnd}$

table lookup

82-bit floating-point register format precision

single precision

The assembly language implementation:

```
.file "sgl_div_min_lat.s"
.section .text
.proc sgl_div_min_lat#
.align 32
.global sgl_div_min_lat#
.align 32
sgl_div_min_lat:
{ .mmi
```

```
alloc r31=ar.pfs,3,0,0,0 // r32, r33, r34
  // &a is in r32
  // &b is in r33
  // &div is in r34 (the address of the divide result)
  // general registers used: r31, r32, r33, r34
  // predicate registers used: p6
// floating-point registers used: f6, f7, f8
  nop.m 0
 nop.i 0;;
} { .mmi
    // load a, the first argument, in f6
  ldfs f6 = [r32]
  // load b, the second argument, in f7
  ldfs f7 = [r33]
 nop.i 0;;
} { .mfi
  // BEGIN SINGLE PRECISION LATENCY-OPTIMIZED DIVIDE ALGORITHM
 nop.m 0
  // Step (1)
// y0 = 1 / b in f8
  frcpa.s0 f8,p6=f6,f7
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (2)
  // q0 = a * y0 in f6
(p6) fma.sl f6=f6,f8,f0
 nop.i 0
} { .mfi
 nop.m 0
  // Step (3)
  // e0 = 1 - b * y0 in f7
  (p6) fnma.sl f7=f7,f8,f1
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (4)
  // q1 = q0 + e0 * q0 in f6
  (p6) fma.sl f6=f7,f6,f6
  nop.i 0
} { .mfi
 nop.m 0
 // Step (5)
// el = e0 * e0 in f7
(p6) fma.sl f7=f7,f7,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (6)
  // q2 = q1 + e1 * q1 in f6
  (p6) fma.s1 f6=f7,f6,f6
 nop.i 0
} { .mfi
  nop.m 0
  // Step (7)
// e2 = e1 * e1 in f7
  (p6) fma.sl f7=f7,f7,f0
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
  // q3 = q2 + e2 * q2 in f6
  (p6) fma.d.s1 f6=f7,f6,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (9)
  // q3' = q3 in f8
```



```
(p6) fma.s.s0 f8=f6,f1,f0
nop.i 0;;
// END SINGLE PRECISION LATENCY-OPTIMIZED DIVIDE ALGORITHM
} { .mmb
nop.m 0
   // store result
   stfs [r34]=f8
   // return
   br.ret.sptk b0;;
}
.endp sgl_div_min_lat
```

Sample test driver:

```
#include<stdio.h>
void sgl_div_min_lat(float*,float*,float*);
void run_test(unsigned int ia,unsigned int ib,unsigned int iq)
  float a,b,q;
  *(unsigned int*)(&a)=ia;
  *(unsigned int*)(&b)=ib;
  sgl_div_min_lat(&a,&b,&q);
 printf("\nNumerator: %lx\nDenominator: %lx\nQuotient: %lx\n",ia,ib,iq);
 if(iq==*(unsigned int*)(&q)) printf("Passed\n");
  else printf("Failed\n");
}
void main()
{
  /* 1/1=1 */
 run_test(0x3f800000,0x3f800000,0x3f800000);
  /* 1/0=Infinity */
 run_test(0x3f800000,0x00000000,0x7f800000);
  /* -1/Infinity=-Zero */
 run_test(0xbf800000,0x7f800000,0x8000000);
}
```

2.2. Single Precision Floating-Point Divide, Throughput-Optimized

This throughput-optimized algorithm calculates q = a/b in single precision, where *a* and *b* are single precision numbers. *rn* is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

(1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$

table lookup

(2) $d = (1 - b \cdot y_0)_{rn}$

82-bit floating-point register format precision

(3) $e = (d + d \cdot d)_{rn}$

(4) $y_1 = (y_0 + e \cdot y_0)_{rn}$

82-bit floating-point register format precision

82-bit floating-point register format precision

82-bit floating-point register format precision

17-bit exponent, 24-bit significand

single precision

- (5) $q_1 = (a \cdot y_1)_{rn}$
- (6) $r = (a b \cdot q_1)_{rn}$
- $(7) \quad \mathbf{q} = (\mathbf{q}_1 + \mathbf{r} \cdot \mathbf{y}_1)_{rnd}$

The assembly language implementation:

```
.file "sgl_div_max_thr.s"
  .section .text
  .proc sgl_div_max_thr#
  .align 32
  .global sgl_div_max_thr#
  .align 32
sgl_div_max_thr:
{ .mmi
 alloc r31=ar.pfs,3,0,0,0 // r32, r33, r34
  // &a is in r32
  // &b is in r33
// &div is in r34 (the address of the divide result)
  // general registers used: r31, r32, r33, r34
  // predicate registers used: p6
  // floating-point registers used: f6, f7, f8, f9
 nop.m 0
 nop.i 0;;
 { .mmi
// load a, the first argument, in f6
}
  ldfs f6 = [r32]
  // load b, the second argument, in f7
  ldfs f7 = [r33]
 nop.i 0;;
} { .mfi
  // BEGIN SINGLE PRECISION THROUGHPUT-OPTIMIZED DIVIDE ALGORITHM
 nop.m 0
  // Step (1)
  // y0 = 1 / b in f8
  frcpa.s0 f8,p6=f6,f7
 nop.i 0;;
} { .mfi
 nop.m 0
 // Step (2)
// d = 1 - b * y0 in f9
  (p6) fnma.sl f9=f7,f8,f1
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (3)
  // e = d + d * d in f9
  (p6) fma.sl f9=f9,f9,f9
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (4)
 // y1 = y0 + e * y0 in f8
(p6) fma.s1 f8=f9,f8,f8
 nop.i 0;;
} { .mfi
 nop.m 0
 // Step (5)
// ql = a * yl in f9
  (p6) fma.s.sl f9=f6,f8,f0
```

IA-64 Processors

```
nop.i 0;;
} { .mfi
 nop.m 0
  // Step (6)
  // r = a - b * ql in f6
  (p6) fnma.s1 f6=f7,f9,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (7)
  //q = q1 + r * y1 in f8
  (p6) fma.s.s0 f8=f6,f8,f9
 nop.i 0;;
  // END SINGLE PRECISION THROUGHPUT-OPTIMIZED DIVIDE ALGORITHM
} { .mmb
 nop.m 0
  // store result
 stfs [r34]=f8
  // return
 br.ret.sptk b0;;
}
  .endp sgl_div_max_thr
Sample test driver:
#include<stdio.h>
void sgl_div_max_thr (float*,float*,float*);
void run_test(unsigned int ia,unsigned int ib,unsigned int iq)
{
  float a,b,q;
  *(unsigned int*)(&a)=ia;
*(unsigned int*)(&b)=ib;
  sgl_div_max_thr(&a,&b,&q);
 printf("\nNumerator: %lx\nDenominator: %lx\nQuotient: %lx\n",ia,ib,iq);
 if(iq==*(unsigned int*)(&q)) printf("Passed\n");
  else printf("Failed\n");
}
```

```
void main()
{
    /* 1/1=1 */
    run_test(0x3f800000,0x3f800000,0x3f800000);
    /* 1/0=Infinity */
    run_test(0x3f800000,0x00000000,0x7f800000);
    /* -1/Infinity=-Zero */
    run_test(0xbf800000,0x7f800000,0x8000000);
}
```

2.3.

Double Precision Floating-Point Divide, Latency-Optimized

The quotient $q_4 = a/b$ is calculated in double precision, where *a* and *b* are double precision numbers. *rn* is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

table lookup

82-bit floating-point register format precision

82-bit floating-point register format precision82-bit floating-point register format precision

82-bit floating-point register format precision

17-bit exponent, 53-bit significand

17-bit exponent, 53-bit significand

double precision

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- $(2) \quad \mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (3) $e_0 = (1 b \cdot y_0)_{rn}$
- (4) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- $(5) \quad \mathbf{e}_1 = (\mathbf{e}_0 \cdot \mathbf{e}_0)_{rn}$
- (6) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$
- (7) $q_2 = (q_1 + e_1 \cdot q_1)_{rn}$
- (8) $e_2 = (e_1 \cdot e_1)_{rn}$
- (9) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$
- (10) $q_3 = (q_2 + e_2 \cdot q_2)_{rn}$
- (11) $y_3 = (y_2 + e_2 \cdot y_2)_{rn}$
- (12) $r_0 = (a b \cdot q_3)_{rn}$
- (13) $q_4 = (q_3 + r_0 \cdot y_3)_{rnd}$

The assembly language implementation:

```
.file "dbl_div_min_lat.s"
  .section .text
  .proc dbl_div_min_lat#
  .align 32
  .global dbl_div_min_lat#
  .align 32
dbl_div_min_lat:
 .mmi
  alloc r31=ar.pfs,3,0,0,0 // r32, r33, r34
  // &a is in r32
// &b is in r33
  // &div is in r34 (the address of the divide result)
  // general registers used: r32, r33, r34
  // predicate registers used: p6
  // floating-point registers used: f6, f7, f8, f9, f10, f11
  // load a, the first argument, in f6
  ldfd f6 = [r32]
 nop.i 0
 { .mmi
// load b, the second argument, in f7
  ldfd f7 = [r33]
 nop.m 0
 nop.i 0;;
} { .mfi
```

// BEGIN DOUBLE PRECISION LATENCY-OPTIMIZED DIVIDE ALGORITHM

intel

nop.m 0 // Step (1) // y0 = 1 / b in f8 frcpa.s0 f8,p6=f6,f7 nop.i 0;; } { .mfi nop.m 0 // Step (2) // q0 = a * y0 in f9
(p6) fma.s1 f9=f6,f8,f0 nop.i 0 } { .mfi nop.m 0 // Step (3) // e0 = 1 - b * y0 in f10 (p6) fnma.sl f10=f7,f8,f1 nop.i 0;; } { .mfi nop.m 0 // Step (4) // gl = q0 + e0 * q0 in f9 (p6) fma.sl f9=f10,f9,f9 nop.i 0 } { .mfi nop.m 0 // Step (5) // el = e0 * e0 in fll (p6) fma.s1 f11=f10,f10,f0 nop.i 0 } { .mfi nop.m 0 // Step (6) // y1 = y0 + e0 * y0 in f8 (p6) fma.sl f8=f10,f8,f8 nop.i 0;; } { .mfi nop.m 0 // Step (7) // q2 = q1 + e1 * q1 in f9 (p6) fma.sl f9=f11,f9,f9 nop.i 0 } { .mfi nop.m 0 // Step (8) // e2 = e1 * e1 in f10 (p6) fma.sl f10=f11,f11,f0 nop.i 0 } { .mfi nop.m 0 // Step (9) // y2 = y1 + e1 * y1 in f8
(p6) fma.s1 f8=f11,f8,f8 nop.i 0;; } { .mfi nop.m 0 // Step (10) // q3 = q2 + e2 * q2 in f9 (p6) fma.d.sl f9=f10,f9,f9 nop.i 0;; } { .mfi nop.m 0// Step (11) // y3 = y2 + e2 * y2 in f8(p6) fma.sl f8=f10,f8,f8 nop.i 0;; } { .mfi nop.m 0 // Step (12) // r0 = a - b * q3 in f6
(p6) fnma.d.sl f6=f7,f9,f6 nop.i 0;; } { .mfi

intel

```
nop.m 0
 // Step (13)
 // q4 = q3 + r0 * y3 in f8
 (p6) fma.d.s0 f8=f6,f8,f9
 nop.i 0;;
 // END DOUBLE PRECISION LATENCY-OPTIMIZED DIVIDE ALGORITHM
} { .mmi
 nop.m 0;;
 // store result
 stfd [r34]=f8
 nop.i 0
} { .mib
 nop.m 0
 nop.i 0
  // return
 br.ret.sptk b0;;
}
.endp dbl_div_min_lat
Sample test driver:
#include<stdio.h>
typedef struct
ł
     unsigned int W[2];
} _FP64;
void dbl_div_min_lat(_FP64*,_FP64*,_FP64*);
void run_test(unsigned int ial, unsigned int ia0, unsigned int ib1, unsigned int
ib0,unsigned int iq1,unsigned int iq0)
{
 _FP64 a,b,q;
 a.W[0]=ia0; a.W[1]=ia1;
 b.W[0]=ib0; b.W[1]=ib1;
 dbl_div_min_lat(&a,&b,&q);
printf("\nNumerator: %081x%081x\nDenominator: %081x%081x\nQuotient:
%08lx%08lx\n",ia1,ia0,ib1,ib0,iq1,iq0);
 if(iq0==q.W[0] && iq1==q.W[1]) printf("Passed\n");
 else printf("Failed (%08lx%08lx)\n",q.W[1],q.W[0]);
}
void main()
  /* 1/1=1 */
 run_test(0x3ff00000,0x00000000,0x3ff00000,0x00000000,0x3ff00000,0x00000000);
  /* 1/0=Infinity */
 /* -1/Infinity=-Zero */
 run_test(0xbff00000,0x00000000,0x7ff00000,0x00000000,0x80000000,0x0000000);
}
```



2.4. Double Precision Floating-Point Divide, Throughput-Optimized

The quotient $q_1 = a/b$ is calculated in double precision, where *a* and *b* are double precision numbers. *rn* is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

 $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$ (1)table lookup (2) $e_0 = (1 - b \cdot y_0)_{rn}$ 82-bit floating-point register format precision 82-bit floating-point register format precision (3) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$ 82-bit floating-point register format precision (4) $e_1 = (e_0 \cdot e_0)_{rn}$ (5) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$ 82-bit floating-point register format precision (6) $e_2 = (e_1 \cdot e_1)_{rn}$ 82-bit floating-point register format precision (7) $y_3 = (y_2 + e_2 \cdot y_2)_{rn}$ 82-bit floating-point register format precision (8) $q_0 = (a \cdot y_3)_{rn}$ 17-bit exponent, 53-bit significand 17-bit exponent, 53-bit significand (9) $r_0 = (a - b \cdot q_0)_{rn}$ (10) $q_1 = (q_0 + r_0 \cdot y_3)_{rnd}$ double precision

The assembly language implementation:

```
.file "dbl_div_max_thr.s"
  .section .text
  .proc dbl_div_max_thr#
  .align 32
  .global dbl_div_max_thr#
  .align 32
dbl_div_max_thr:
 .mii
 alloc r31=ar.pfs,3,0,0,0 // r32, r33, r34
  // &a is in r32
  // &b is in r33
  // &div is in r34 (the address of the divide result)
  // general registers used: r31, r32, r33, r34
    predicate registers used: p6
  // floating-point registers used: f6, f7, f8, f9
 nop.i 0
 nop.i 0;;
 { .mmi
// load a, the first argument, in f6
}
 ldfd f6 = [r32]
  // load b, the second argument, in f7
 1dfd f7 = [r33]
 nop.i 0;;
} { .mfi
  // BEGIN DOUBLE PRECISION THROUGHPUT-OPTIMIZED DIVIDE ALGORITHM
 nop.m 0
  // Step (1)
  // y0 = 1 / b in f8
  frcpa.s0 f8,p6=f6,f7
 nop.i 0;;
} { .mfi
```

intel

```
nop.m 0
   // Step (2)
// e0 = 1 - b * y0 in f9
   (p6) fnma.sl f9=f7,f8,f1
   nop.i 0;;
 } { .mfi
   nop.m 0
   // Step (3)
// y1 = y0 + e0 * y0 in f8
(p6) fma.s1 f8=f9,f8,f8
   nop.i 0
 } { .mfi
   nop.m 0
   // Step (4)
   // e1 = e0 * e0 in f9
   (p6) fma.sl f9=f9,f9,f0
   nop.i 0;;
 } { .mfi
   nop.m 0
   // Step (5)
// y2 = y1 + e1 * y1 in f8
(p6) fma.s1 f8=f9,f8,f8
   nop.i 0
 } { .mfi
   nop.m 0
   // Step (6)
// e2 = e1 * e1 in f9
   (p6) fma.sl f9=f9,f9,f0
   nop.i 0;;
 } { .mfi
   nop.m 0
   // Step (7)
   // y3 = y2 + e2 * y2 in f8
   (p6) fma.sl f8=f9,f8,f8
   nop.i 0;;
 } { .mfi
   nop.m 0
   // Step (8)
   // q0 = a * y3 in f9
   (p6) fma.d.sl f9=f6,f8,f0
   nop.i 0;;
 } { .mfi
nop.m 0
   // Step (9)
// r0 = a - b * q0 in f6
   (p6) fnma.d.sl f6=f7,f9,f6
   nop.i 0;;
 } { .mfi
   nop.m 0
   // Step (10)
   // q1 = q0 + r0 * y3 in f8
   (p6) fma.d.s0 f8=f6,f8,f9
nop.i 0;;
   // END DOUBLE PRECISION THROUGHPUT-OPTIMIZED DIVIDE ALGORITHM
 } { .mmb
  // store result
   stfd [r34]=f8
   nop.m 0
   // return
   br.ret.sptk b0;;
 }
.endp dbl_div_max_thr
```

Sample test driver:

#include<stdio.h>
typedef struct

IA-64 Processors

```
{
     unsigned int W[2];
} _FP64;
void dbl_div_max_thr(_FP64*,_FP64*,_FP64*);
void run_test(unsigned int ial,unsigned int ia0,unsigned int ib1,
             unsigned int ib0, unsigned int iq1, unsigned int iq0)
{
  _FP64 a,b,q;
 a.W[0]=ia0; a.W[1]=ia1;
b.W[0]=ib0; b.W[1]=ib1;
 dbl_div_max_thr(&a,&b,&q);
printf("\nNumerator: %081x%081x\nDenominator: %081x%081x\nQuotient:
%08lx%08lx\n",ia1,ia0,ib1,ib0,iq1,iq0);
 if(iq0==q.W[0] && iq1==q.W[1]) printf("Passed\n");
  else printf("Failed (%081x%081x)\n",q.W[1],q.W[0]);
}
void main()
ł
  /* 1/1=1 */
 run_test(0x3ff00000,0x00000000,0x3ff00000,0x00000000,0x3ff00000,0x00000000);
  /* 1/0=Infinity */
 /* -1/Infinity=-Zero */
 run_test(0xbff00000,0x00000000,0x7ff00000,0x00000000,0x80000000,0x00000000);
}
```

2.5. Double-Extended Precision Floating-Point Divide, Latency-Optimized

The quotient q = a/b is calculated in double-extended precision, where *a* and *b* are double-extended precision numbers. *rn* is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

(1)	$y_0 = 1 / b \cdot (1 + \epsilon_0), \epsilon_0 < 2^{-8.886}$	table lookup
(2)	$\mathbf{d} = (1 - \mathbf{b} \cdot \mathbf{y}_0)_{rn}$	82-bit floating-point register format precision
(3)	$\mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$	82-bit floating-point register format precision
(4)	$\mathbf{d}_2 = (\mathbf{d} \cdot \mathbf{d})_m$	82-bit floating-point register format precision
(5)	$\mathbf{d}_3 = (\mathbf{d} \cdot \mathbf{d} + \mathbf{d})_{rn}$	82-bit floating-point register format precision
(6)	$\mathbf{d}_5 = (\mathbf{d}_2 \cdot \mathbf{d}_2 + \mathbf{d})_{rn}$	82-bit floating-point register format precision
(7)	$\mathbf{y}_1 = (\mathbf{y}_0 + \mathbf{d}_3 \cdot \mathbf{y}_0)_{rn}$	82-bit floating-point register format precision
(8)	$\mathbf{y}_2 = (\mathbf{y}_0 + \mathbf{d}_5 \cdot \mathbf{y}_1)_{rn}$	82-bit floating-point register format precision
(9)	$\mathbf{r}_0 = (\mathbf{a} - \mathbf{b} \cdot \mathbf{q}_0)_{rn}$	82-bit floating-point register format precision

82-bit floating-point register format precision

82-bit floating-point register format precision82-bit floating-point register format precision

82-bit floating-point register format precision

double-extended precision

intel

- (10) $q_1 = (q_0 + r_0 \cdot y_2)_{rn}$
- (11) $e = (1 b \cdot y_2)_{rn}$
- (12) $y_3 = (y_2 + e \cdot y_2)_{rn}$
- $(13) \quad \mathbf{r} = (\mathbf{a} \mathbf{b} \cdot \mathbf{q}_1)_{rm}$
- (14) $q = (q_1 + r \cdot y_3)_{rnd}$

The assembly language implementation:

```
.file "dbl_ext_div_min_lat.s"
  .section .text
  .proc dbl_ext_div_min_lat#
  .align 32
  .global dbl_ext_div_min_lat#
  .align 32
dbl_ext_div_min_lat:
{ .mmi
 alloc
              r31=ar.pfs,3,0,0,0 // r32, r33, r34
  // &a is in r32
  // &b is in r33
  // &div is in r34 (the address of the divide result)
  // general registers used: r32, r33, r34
  // predicate registers used: p6
  // floating-point registers used: f6, f7, f8, f9, f10, f11, f12
 nop.m 0
 nop.i 0;;
 { .mmi
// load a, the first argument, in f6
}
  1dfe f6 = [r32]
  // load b, the second argument, in f7
  1dfe f7 = [r33]
 nop.i 0;;
} { .mfi
  // BEGIN DOUBLE-EXTENDED PRECISION LATENCY-OPTIMIZED DIVIDE ALGORITHM
 nop.m 0
  // Step (1)
  //y0 = 1 / b in f8
  frcpa.s0 f8,p6=f6,f7
 nop.i 0;;
} { .mfi
 nop.m 0
 // Step (2)
// d = 1 - b * y0 in f9
  (p6) fnma.sl f9=f7,f8,f1
 nop.i 0
} { .mfi
 nop.m 0
  // Step (3)
  // q0 = a * y0 in f10
  (p6) fma.s1 f10=f6,f8,f0
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (4)
  // d2 = d * d in f11
  (p6) fma.sl fll=f9,f9,f0
 nop.i 0
} { .mfi
 nop.m 0
 // Step (5)
// d3 = d * d + d in f12
  (p6) fma.s1 f12=f9,f9,f9
```

int_{el},

```
nop.i 0;;
} { .mfi
  nop.m 0
  // Step (6)
  // d5 = d2 * d2 + d in f9
  (p6) fma.s1 f9=f11,f11,f9
 nop.i 0
} { .mfi
 nop.m 0
  // Step (7)
  // y1 = y0 + d3 * y0 in f11
  (p6) fma.sl fll=fl2,f8,f8
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (8)
// y2 = y0 + d5 * y1 in f8
  (p6) fma.sl f8=f11,f9,f8
 nop.i 0
} { .mfi
 nop.m 0
  // Step (9)
  // r0 = a - b * q0 in f9
  (p6) fnma.sl f9=f7,f10,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (10)
  // q1 = q0 + r0 * y2 in f9
(p6) fma.s1 f9=f9,f8,f10
 nop.i 0
} { .mfi
  nop.m 0
  // Step (11)
// e = 1 - b * y2 in f10
  (p6) fnma.s1 f10=f7,f8,f1
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (12)
  // y_3 = y_2 + e * y_2 in f_8
  (p6) fma.s1 f8=f10,f8,f8
 nop.i 0
} { .mfi
 nop.m 0
  // Step (13)
  // r = a - b * q1 in f10
  (p6) fnma.sl fl0=f7,f9,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (14)
// q = q1 + r * y3 in f8
  (p6) fma.s0 f8=f10,f8,f9
  nop.i 0;;
  // END DOUBLE-EXTENDED PRECISION LATENCY-OPTIMIZED DIVIDE ALGORITHM
} { .mmb
    // store result
  stfe [r34]=f8
 nop.m 0
  // return
  br.ret.sptk b0;;
}
  .endp dbl_ext_div_min_lat
```

Sample test driver:

#include<stdio.h>

```
typedef struct
     unsigned int W[4];
} _FP128;
void dbl_ext_div_min_lat(_FP128*,_FP128*,_FP128*);
void run_test(unsigned int ia3, unsigned int ia2, unsigned int ia1, unsigned int ia0,
             unsigned int ib3, unsigned int ib2, unsigned int ib1, unsigned int ib0,
             unsigned int iq3, unsigned int iq2, unsigned int iq1, unsigned int iq0)
{
  _FP128 a,b,q;
 a.W[0]=ia0; a.W[1]=ia1;
                                           a.W[2]=ia2; a.W[3]=ia3;
 b.W[0]=ib0; b.W[1]=ib1;
                                          b.W[2]=ib2; b.W[3]=ib3;
 q.W[0]=q.W[1]=q.W[2]=q.W[3]=0;
 dbl_ext_div_min_lat(&a,&b,&q);
printf("\nNumerator: %081x%081x\nDenominator: %081x%081x\nQuotient:
%081x%081x%081x\n",ia2,ia1,ia0,ib2,ib1,ib0,iq2,iq1,iq0);
 if(iq0==q.W[0] && iq1==q.W[1] && iq2==q.W[2] && iq3==q.W[3]) printf("Passed\n");
 else printf("Failed (%081x%081x)\n",q.W[1],q.W[0]);
}
void main()
  /* 1/1=1 */
run_test(0,0x3fff,0x8000000,0x00000000,0,0x3fff,0x80000000,0x00000000,0,0x3fff,0x80000
000,0x0000000);
  /* 1/0=Infinity */
x0000000);
```

```
/* -1/Infinity=-Zero */
```

```
run_test(0,0xbfff,0x80000000,0x00000000,0,0x7fff,0x80000000,0x00000000,0,0x8000,0x000000
000,0x00000000);
```

}

2.6. Double-Extended Precision Floating-Point Divide, Throughput-Optimized

The quotient $q_2 = a/b$ is calculated in double-extended precision, where *a* and *b* are double-extended precision numbers. *rn* is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

table lookup

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- (2) $e_0 = (1 b \cdot y_0)_{rn}$ 82-bit floating-point register format precision
- (3) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$ 82-bit floating-point register format precision
- (4) $e_1 = (e_0 \cdot e_0)_m$ 82-bit floating-point register format precision

- (5) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$
- (6) $q_0 = (a \cdot y_0)_{rn}$
- (7) $e_2 = (1 b \cdot y_2)_{rn}$
- (8) $y_3 = (y_2 + e_2 \cdot y_2)_{rn}$
- $(9) \quad \mathbf{r}_0 = (\mathbf{a} \mathbf{b} \cdot \mathbf{q}_0)_{rn}$
- (10) $q_1 = (q_0 + r_0 \cdot y_3)_{rn}$
- (11) $e_3 = (1 b \cdot y_3)_{rn}$
- (12) $y_4 = (y_3 + e_3 \cdot y_3)_{rn}$
- (13) $r_1 = (a b \cdot q_1)_{rn}$
- (14) $q_2 = (q_1 + r_1 \cdot y_4)$

The assembly language implementation: .file "dbl_ext_div_max_thr.s"

82-bit floating-point register format precision 82-bit floating-point register format precision

```
.section .text
  .proc dbl_ext_div_max_thr#
  .align 32
  .global dbl_ext_div_max_thr#
  .align 32
dbl_ext_div_max_thr:
{ .mmi
  alloc
               r31=ar.pfs,3,0,0,0 // r32, r33, r34
  // &a is in r32
  // &b is in r33
  // &div is in r34 (the address of the divide result)
  // general registers used: r32, r33, r34
  // predicate registers used: p6
  // floating-point registers used: f6, f7, f8, f9, f10
  nop.m 0
 nop.i 0;;
} { .mmi
    // load a, the first argument, in f6
  ldfe f6 = [r32]
  // load b, the second argument, in f7
  ldfe f7 = [r33]
 nop.i 0;;
} { .mfi
  // BEGIN DOUBLE EXTENDED PRECISION MAX. THROUGHPUT DIVIDE ALGORITHM
  nop.m 0
  // Step (1)
  // y0 = 1 / b in f8
  frcpa.s0 f8,p6=f6,f7
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (2)
  // e0 = 1 - b * y0 in f9
(p6) fnma.sl f9=f7,f8,f1
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (3)
// y1 = y0 + e0 * y0 in f10
  (p6) fma.s1 f10=f9,f8,f8
  nop.i 0
} { .mfi
```

int_{el}.

intel

nop.m 0// Step (4) // e1 = e0 * e0 in f9 (p6) fma.sl f9=f9,f9,f0 nop.i 0;; } { .mfi nop.m 0 // Step (5) // y2 = y1 + e1 * y1 in f9 (p6) fma.s1 f9=f9,f10,f10 nop.i 0;; } { .mfi nop.m 0 // Step (6) // q0 = a * y0 in f10 (p6) fma.s1 f10=f6,f8,f0 nop.i 0 } { .mfi nop.m 0 // Step (7) // e2 = 1 - b * y2 in f8 (p6) fnma.s1 f8=f7,f9,f1 nop.i 0;; } { .mfi nop.m 0 // Step (8)
// y3 = y2 + e2 * y2 in f8
(p6) fma.sl f8=f8,f9,f9 nop.i 0 } { .mfi nop.m 0 // Step (9) // r0 = a - b * q0 in f9 (p6) fnma.s1 f9=f7,f10,f6 nop.i 0;; } { .mfi nop.m 0 // Step (10) // q1 = q0 + r0 * y3 in f9
(p6) fma.s1 f9=f9,f8,f10 nop.i 0 } { .mfi nop.m 0 // Step (11) // e3 = 1 - b * y3 in f10 (p6) fnma.s1 f10=f7,f8,f1 nop.i 0;; } { .mfi nop.m 0 // Step (12) // y4 = y3 + e3 * y3 in f8
(p6) fma.sl f8=f10,f8,f8 nop.i 0 } { .mfi nop.m 0 // Step (13) // r1 = a - b * q1 in f10 (p6) fnma.sl f10=f7,f9,f6 nop.i 0;; } { .mfi nop.m 0 // Step (14) // q2 = q1 + r1 * y4 in f8 (p6) fma.s0 f8=f10,f8,f9 nop.i 0;; // END DOUBLE-EXTENDED PRECISION MAX. THROUGHPUT DIVIDE ALGORITHM } { .mmb // store result stfe [r34]=f8 nop.m 0 // return

intel

```
br.ret.sptk b0;;
}
  .endp dbl_ext_div_max_thr
Sample test driver:
#include<stdio.h>
typedef struct
      unsigned int W[4];
} _FP128;
void dbl_ext_div_max_thr(_FP128*,_FP128*,_FP128*);
void run_test(unsigned int ia3, unsigned int ia2, unsigned int ia1, unsigned int ia0,
              unsigned int ib3, unsigned int ib2, unsigned int ib1, unsigned int ib0,
              unsigned int iq3, unsigned int iq2, unsigned int iq1, unsigned int iq0)
{
  _FP128 a,b,q;
  a.W[0]=ia0; a.W[1]=ia1;
                                               a.W[2]=ia2; a.W[3]=ia3;
 b.W[0]=ib0; b.W[1]=ib1;
                                               b.W[2]=ib2; b.W[3]=ib3;
 q.W[0]=q.W[1]=q.W[2]=q.W[3]=0;
 dbl_ext_div_max_thr(&a,&b,&q);
printf("\nNumerator: %081x%081x\nDenominator: %081x%081x\nQuotient:
%08lx%08lx%08lx\n", ia2,ia1,ia0,ib2,ib1,ib0,iq2,iq1,iq0);
  if(iq0==q.W[0] && iq1==q.W[1] && iq2==q.W[2] && iq3==q.W[3]) printf("Passed\n");
  else printf("Failed (%081x%081x)\n",q.W[1],q.W[0]);
}
void main()
  /* 1/1=1 */
run_test(0,0x3fff,0x8000000,0x00000000,0,0x3fff,0x80000000,0x00000000,0,0x3fff,0x80000
000,0x0000000);
  /* 1/0=Infinity */
```

/* -1/Infinity=-Zero */

run_test(0,0xbfff,0x80000000,0x00000000,0,0x7fff,0x80000000,0x00000000,0,0x8000,0x000000
000,0x00000000);

}

2.7. Parallel Single Precision (SIMD) Floating-Point Divide, Latency-Optimized, Version 1

The single precision quotients of two packed pairs of single precision numbers, a (numerators) and b (denominators) are computed in parallel, when both pairs satisfy the conditions that ensure the correctness of the iterations used. Otherwise, the arguments are unpacked and the two quotients are computed separately, then returned packed together. Only the parallel single precision divide algorithm

is described below, but the assembly code provided also unpacks the input values, computes the quotients separately, and packs them together when necessary.

rn is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All of the symbols used are packed single precision numbers. Each parallel step is performed in single precision.

To ensure that the Denormal flag is correctly set, scaling coefficients (pscale, nscale) are computed in parallel with the steps shown, and applied before the last multiply-add, which sets the flags in the FPSR status field.

- (1) $y_0 = 1 / b \cdot (1+\varepsilon_0), |\varepsilon_0| < 2^{-8.886}$ table lookup
- (2) $\mathbf{d} = (1 \mathbf{b} \cdot \mathbf{y}_0)_{rn}$ single precision
- (3) $q_0 = (a \cdot y_0)_{rn}$ single precision
- (4) $y_1 = (y_0 + d \cdot y_0)_{rn}$
- (5) $\mathbf{r}_0 = (\mathbf{a} \mathbf{b} \cdot \mathbf{q}_0)_{rn}$ single precision
- (6) $e = (1 b \cdot y_1)_m$ single precision
- (7) $y_2 = (y_0 + d \cdot y_1)_{rn}$ single precision
- (8) $q_1 = (q_0 + r_0 \cdot y_1)_{rn}$ single precision
- (9) $y_3 = (y_1 + e \cdot y_2)_m$ single precision
 - single precision (optional step)

single precision

single precision

- (11) $b_{ps} = (b \cdot pscale)_{rn}$ single precision (optional step)
- (12) $y_{3ns} = (y_3 \cdot nscale)_{rn}$ single precision (optional step)
- (13) $r_{1ps} = (a_{ps} b_{ps} \cdot q_1)_m$ single precision (a, b, y₃ are optionally scaled to ensure a correct Denormal flag setting)
- (14) $q = (q_1 + r_{1ps} \cdot y_{3ns})_{rnd}$

The assembly language implementation:

(10) $a_{ps} = (a \cdot pscale)_{rn}$

```
.file "simd_div_sc.s"
  .section .text
  .proc simd_div_sc#
  .align 32
  .global simd_div_sc#
  .align 32
simd_div_sc:
  // &a is in r32
  // &b is in r33
  // &div is in r34 (the address of the divide result)
  // general registers used: r2,r3,r8,r9,r10,r11,r14,r15,r16, r31, r32, r33, r34
  // predicate registers used: p6 to p12
  // floating-point registers used: f6 to f15, f32, f33
{ .mmi
 alloc r31=ar.pfs,3,0,0,0 // r32, r33, r34
 nop.m 0
 nop.i 0;;
} { .mmb
    // load a, the first argument, in f6
 ldf.fill f6 = [r32]
  // load b, the second argument, in f7
```

IA-64 Processors

```
ldf.fill f7 = [r33]
 nop.b 0
// BEGIN LATENCY-OPTIMIZED SIMD DIVIDE, SCALED, VERSION 1
{ .mlx
 nop.m 0
  // +1.0, +1.0 in r2
 movl r2 = 0x3f8000003f800000;;
} { .mlx
 nop.m 0 // get negative scale factor (1, 2^{-24})
  movl r14=0x3f80000033800000;;
} {.mlx
  // set 8-bit exponent mask
 mov r16=0xff
  // get positive scale factor (1, 2^{24})
 mov1 r15=0x3f8000004b800000;;
setf.sig f9=r2
  // assume negative scale factor (1,1)
 mov r10=r2
 nop.i 0;;
} { .mmi
  nop.m 0;;
  // extract in advance a_high, a_low from f6 into r2
  getf.sig r2 = f6
 nop.i 0
} { .mfi
    // extract in advance b_high, b_low from f7 into r3
  getf.sig r3 = f7
  // Step (1)
  // y0 = 1 / b in f8
  fprcpa.s1 f8,p6=f6,f7
 nop.i 0;;
} { .mmi
// unpack in advance a_low in f14
  setf.s fl4 = r2
 nop.m 0
  // shift exponent of a_low to rightmost bits
  shr.u r8=r2,23;;
} {.mmi
 nop.m 0
  // mask to get exponent of a_low
  and r8=r8,r16
  // shift exponent of a_high to rightmost bits
  shr.u r9=r2,55;;
} {.mmi
 nop.m 0
  // mask to get exponent of a_high
  and r9=r16,r9
  // set p7 in a_low needs scaling, else set p8
  cmp.gt.unc p7,p8=0x30,r8;;
} { .mfi
  // Set p9 if a_high needs scaling and a_low needs scaling
  // Set pl0 if a_high doesn't need scaling and a_low needs scaling
  (p7) cmp.gt.unc p9,p10=0x30,r9
  // Step (2)
// d = 1 - b * y0 in f10
  (p6) fpnma.s1 f10=f7,f8,f9
  // Set pll if a_high needs scaling and a_low doesn't need scaling
  // Set p12 if a_high doesn't need scaling and a_low doesn't need scaling
  (p8) cmp.gt.unc p11,p12=0x30,r9
} { .mfi
// unpack in advance b_low in f15
  setf.s f15 = r3
  // Step (3)
  // q0 = a * y0 in f11
  (p6) fpma.s1 f11=f6,f8,f0
  // assume positive scale factor (1,1)
 mov r11=r10;;
} {.mlx
  nop.m 0
  // get negative scale factor (2^{-24}, 2^{-24})
```

intel

```
(p9) movl r10=0x3380000033800000
} {.mlx
  nop.m 0
  // get positive scale factor (2^{24}, 2^{24})
  (p9) movl r11=0x4b8000004b800000;;
}
.pred.rel "mutex",p10,p11
{.mlx
  // get negative scale factor (1, 2^{-24})
  (p10) mov r10=r14
  // get negative scale factor (2^{-24}, 1)
  (p11) movl r10=0x338000003f800000
} {.mlx
    // get positive scale factor (1,2^{24})
  (p10) mov r11=r15
  // get positive scale factor (2^{24}, 1)
  (p11) movl r11=0x4b8000003f800000;;
} { .mfi
  nop.m 0
  // Step (4)
  // y1 = y0 + d * y0 in f12
  (p6) fpma.sl fl2=fl0,f8,f8
  // shift right a_high in r2 (in advance)
  shr.u r2 = r2, 0x20
} { .mfi
 nop.m 0
  // Step (5)
  // r0 = a - b * q0 in f13
  (p6) fpnma.s1 f13=f7,f11,f6
  nop.i 0;;
} {.mmi
  // set negative factor, nscale
  setf.sig f32=r10
  // set positive factor, pscale
  setf.sig f33=r11
  // shift right b_high in r3 (in advance)
  shr.u r3 = r3, 0x20;;
} { .mfi
  nop.m 0
  // Step (6)
  // e = 1 - b * y1 in f9
  (p6) fpnma.s1 f9=f7,f12,f9
  nop.i 0
} { .mfi
  nop.m 0
  // Step (7)
  // y2 = y0 + d * y1 in f10
  (p6) fpma.sl f10=f10,f12,f8
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (8)
// ql = q0 + r0 * yl in f8
  (p6) fpma.s1 f8=f13,f12,f11
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (9)
  // y3 = y1 + e * y2 in f9
  (p6) fpma.sl f9=f9,f10,f12
 nop.i 0;;
} {.mfi
  nop.m 0
  // Step (10), scaling:
// a_ps=a*pscale
  (p6) fpma.sl f6=f6,f33,f0
  nop.i 0
} {.mfi
  nop.m 0
  // Step (11), scaling:
// b_ps=b*pscale
  (p6) fpma.s1 f7=f7,f33,f0
  nop.i 0;;
```

IA-64 Processors

```
} {.mfi
  nop.m 0
  // Step (12), scaling:
// y3_ns=y3*nscale
  (p6) fpma.s1 f9=f9,f32,f0
  nop.i 0
} { .mfi
    // unpack in advance a_high in f32
  setf.s f32 = r2
  // Step (13)
  // rl_ps = a_ps - b_ps * ql in f10
  (p6) fpnma.sl f10=f7,f8,f6
  nop.i 0;;
} { .mfb
    // unpack in advance b_high in f33
  setf.s f33 = r3
  // Step (14)
  // q = q1 + r1_ps * y3_ns in f8
  (p6) fpma.s0 f8=f10,f9,f8
  // jump over the unpacked computation if (p6) was 1
  (p6) br.cond.dptk done
}
  // Apply single precision divide for the low and high parts
{ .mfi
 nop.m 0
  // Step (1)
  // y0 = 1 / b in f6
  frcpa.s0 f6,p7=f14,f15
 nop.i 0;;
} { .mfi
  nop.m 0
  // normalize a_low in f14
  fnorm.s1 f14 = f14
 nop.i 0;;
} { .mfi
 nop.m 0
  // normalize b_low in f15
  fnorm.s1 f15 = f15
 nop.i 0;;
} { .mfi
nop.m 0
  // Step (1)
// y0 = 1 / b in f7
  frcpa.s0 f7,p8=f32,f33
 nop.i 0;;
} { .mfi
  nop.m 0
  // normalize in advance a_high in f32
  fnorm.s1 f32 = f32
 nop.i 0
} { .mfi
  nop.m 0
  // normalize in advance b_high in f33
  fnorm.s1 f33 = f33
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (2)
// q0 = a * y0 in f14
  (p7) fma.s1 f14=f14,f6,f0
  nop.i 0
} { .mfi
  nop.m 0
  // Step (3)
  // e0 = 1 - b * y0 in f15
  (p7) fnma.s1 f15=f15,f6,f1
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (2)
  // q0 = a * y0 in f32
```

intel

(p8) fma.s1 f32=f32,f7,f0 nop.i 0 } { .mfi nop.m 0 // Step (3) // e0 = 1 - b * y0 in f33(p8) fnma.s1 f33=f33,f7,f1 nop.i 0;; } { .mfi nop.m 0 // Step (4) // q1 = q0 + e0 * q0 in f14 (p7) fma.sl fl4=fl5,fl4,fl4 nop.i 0 } { .mfi nop.m 0 // Step (5) // el = e0 * e0 in f15 (p7) fma.s1 f15=f15,f15,f0 nop.i 0;; } { .mfi nop.m 0 // Step (4) // ql = q0 + e0 * q0 in f32 (p8) fma.sl f32=f33,f32,f32 nop.i 0 } { .mfi nop.m 0 // Step (5) // e1 = e0 * e0 in f33 (p8) fma.s1 f33=f33,f33,f0 nop.i 0;; } { .mfi nop.m 0 // Step (6) // g2 = g1 + e1 * g1 in f14
(p7) fma.s1 f14=f15,f14,f14 nop.i 0 } { .mfi nop.m 0 // Step (7) // e2 = e1 * e1 in f15 (p7) fma.s1 f15=f15,f15,f0 nop.i 0;; } { .mfi nop.m 0 // Step (6) // q2 = q1 + e1 * q1 in f32 (p8) fma.s1 f32=f33,f32,f32 nop.i 0 } { .mfi nop.m 0 // Step (7) // e2 = e1 * e1 in f33 (p8) fma.s1 f33=f33,f33,f0 nop.i 0;; } { .mfi nop.m 0 // Step (8) // q3 = q2 + e2 * q2 in f14(p7) fma.d.s1 f14=f15,f14,f14 nop.i 0;; } { .mfi nop.m 0 // Step (8) // q3 = q2 + e2 * q2 in f32 (p8) fma.d.sl f32=f33,f32,f32 nop.i 0;; } { .mfi nop.m 0 // Step (9) // q3' = q3 in f6 (p7) fma.s.s0 f6=f14,f1,f0

IA-64 Processors

```
nop.i 0;;
} { .mfi
  nop.m 0
  // Step (9)
  // q3' = q3 in f7
  (p8) fma.s.s0 f7=f32,f1,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // pack res_low from f6 and res_high from f7 into f8
  fpack f8 = f7, f6
 nop.i 0;;
}
// END LATENCY-OPTIMIZED SIMD DIVIDE, SCALED, VERSION 1
done:
{ .mib
  // store result
  stf.spill [r34]=f8
 nop.i 0
  // return
 br.ret.sptk b0;;
}
.endp simd_div_sc
Sample test driver:
#include<stdio.h>
typedef struct
      unsigned int W[4];
} _FP128;
void simd_div_sc(_FP128*,_FP128*,_FP128*);
void run_test(unsigned int ia3, unsigned int ia2, unsigned int ia1, unsigned int ia0,
                unsigned int ib3, unsigned int ib2, unsigned int ib1, unsigned int ib0,
                unsigned int iq3, unsigned int iq2, unsigned int iq1, unsigned int iq0)
{
  _FP128 a,b,q;
 a.W[0]=ia0; a.W[1]=ia1;
                                               a.W[2]=ia2; a.W[3]=ia3;
 b.W[0]=ib0; b.W[1]=ib1;
                                               b.W[2]=ib2; b.W[3]=ib3;
 q.W[0]=q.W[1]=q.W[2]=q.W[3]=0;
  simd_div_sc(&a,&b,&q);
printf("\nNumerator: %081x%081x\081x\nDenominator: %081x%081x\nQuotient:
%081x%081x%081x\n", ia2,ia1,ia0,ib2,ib1,ib0,iq2,iq1,iq0);
  if(iq0==q.W[0] && iq1==q.W[1] && iq2==q.W[2] && iq3==q.W[3]) printf("Passed\n");
  else printf("Failed (%08lx%08lx)\n",q.W[1],q.W[0]);
}
void main()
{
  /* 1/1=1, 1.5/1.5=1 */
run_test(0,0x1003e,0x3f800000,0x3fc00000,0,0x1003e,0x3f800000,0x3fc00000,0,0x1003e,0x3f
800000,0x3f800000);
```

/* 1/0=Infinity, 0/0=QNaN */

```
run_test(0,0x1003e,0x3f800000,0x00000000,0,0x1003e,0x00000000,0x00000000,0,0x1003e,0x7f
800000,0xffc00000);
```

/* -1/Infinity=-Zero, 3/2=1.5 */

run_test(0,0x1003e,0xbf800000,0x40400000,0,0x1003e,0x7f800000,0x40000000,0,0x1003e,0x80
000000,0x3fc00000);

}

2.8. Parallel Single Precision (SIMD) Floating-Point Divide, Latency-Optimized, Version 2

A slightly faster version of the SIMD algorithm shown above eliminates the scaling steps, but does not guarantee a correct setting of the Denormal status flag in the last computation step (this flag might be incorrectly set for some corner cases). Only the parallel single precision divide algorithm is described below, but the assembly code provided also unpacks the input values when necessary, computes the results separately, and packs them together.

rn is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All of the symbols used are packed single precision numbers. Each parallel step is performed in single precision.

(1)	$y_0 = 1 / b \cdot (1 + \epsilon_0), \ \epsilon_0 < 2^{-8.886}$	table lookup
(2)	$\mathbf{d} = (1 - \mathbf{b} \cdot \mathbf{y}_0)_{rn}$	single precision
(3)	$\mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$	single precision
(4)	$\mathbf{y}_1 = (\mathbf{y}_0 + \mathbf{d} \cdot \mathbf{y}_0)_{rn}$	single precision
(5)	$\mathbf{r}_0 = (\mathbf{a} - \mathbf{b} \cdot \mathbf{q}_0)_{rn}$	single precision
(6)	$\mathbf{e} = (1 - \mathbf{b} \cdot \mathbf{y}_1)_{m}$	single precision
(7)	$\mathbf{y}_2 = (\mathbf{y}_0 + \mathbf{d} \cdot \mathbf{y}_1)_{rn}$	single precision
(8)	$\mathbf{q}_1 = (\mathbf{q}_0 + \mathbf{r}_0 \cdot \mathbf{y}_1)_{rn}$	single precision
(9)	$\mathbf{y}_3 = (\mathbf{y}_1 + \mathbf{e} \cdot \mathbf{y}_2)_{rn}$	single precision
(10)	$\mathbf{r}_1 = (\mathbf{a} - \mathbf{b} \cdot \mathbf{q}_1)_{rn}$	single precision
(11)	$\mathbf{q} = (\mathbf{q}_1 + \mathbf{r}_1 \cdot \mathbf{y}_3)_{rnd}$	single precision

The assembly language implementation:

```
.file "simd_div.s"
.section .text
.proc simd_div#
.align 32
.global simd_div#
.align 32
```

simd_div:

```
// &a is in r32
// &b is in r33
// &div is in r34 (the address of the divide result)
// general registers used: r2, r3, r31, r32, r33, r34
// predicate registers used: p6, p7, p8
```

IA-64 Processors

```
// floating-point registers used: f6 to f15, f32, f33
{ .mmi
  alloc r31=ar.pfs,3,0,0,0 // r32, r33, r34
  nop.m 0
  nop.i 0;;
} { .mmb
    // load a, the first argument, in f6
  1df.fill f6 = [r32]
  // load b, the second argument, in f7 \,
  ldf.fill f7 = [r33]
 nop.b 0
// BEGIN LATENCY-OPTIMIZED SIMD DIVIDE, VERSION 2
{ .mlx
 nop.m 0
 // +1.0, +1.0 in r2
movl r2 = 0x3f8000003f800000;;
} { .mfi
    // +1.0, +1.0 in f9
  setf.sig f9=r2
 nop.f 0
 nop.i 0;;
} { .mmi
  nop.m 0;;
  // extract in advance a_high, a_low from f6 into r2
  getf.sig r2 = f6
 nop.i 0
} { .mfi
    // extract in advance b_high, b_low from f7 into r3
  getf.sig r3 = f7
  // Step (1)
  // y0 = 1 / b in f8
  fprcpa.s1 f8,p6=f6,f7
 nop.i 0;;
} { .mmi
    // unpack in advance a_low in f14
  setf.s f14 = r2
  nop.m 0
  // shift right a_high in r2 (in advance)
  shr.u r2 = r2, 0x20;;
} { .mfi
    // unpack in advance b_low in f15
  setf.s f15 = r3
  // Step (2)
  // d = 1 - b * y0 in f10
  (p6) fpnma.sl f10=f7,f8,f9
  // shift right b_high in r3 (in advance)
  shr.u r3 = r3, 0x20
} { .mfi
// unpack in advance a_high in f32
  setf.s f32 = r2
  // Step (3)
  // q0 = a * y0 in f11
  (p6) fpma.s1 f11=f6,f8,f0
  nop.i<sup>0;;</sup>
} { .mfi
    // unpack in advance b_high in f33
  setf.s f33 = r3
  // Step (4)
  // y1 = y0 + d * y0 in f12
  (p6) fpma.s1 f12=f10,f8,f8
  nop.i 0
} { .mfi
  nop.m 0
  // Step (5)
  // r0 = a - b * q0 in f13
  (p6) fpnma.s1 f13=f7,f11,f6
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (6)
  // e = 1 - b * y1 in f9
```

```
(p6) fpnma.s1 f9=f7,f12,f9
 nop.i 0
} { .mfi
 nop.m 0
  // Step (7)
  // y2 = y0 + d * y1 in f10
  (p6) fpma.s1 f10=f10,f12,f8
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
  // q1 = q0 + r0 * y1 in f8
  (p6) fpma.s1 f8=f13,f12,f11
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (9)
  // y3 = y1 + e * y2 in f9
(p6) fpma.s1 f9=f9,f10,f12
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (10)
  // r1 = a - b * q1 in f10
  (p6) fpnma.sl f10=f7,f8,f6
 nop.i 0;;
} { .mfb
 nop.m 0
  // Step (11)
  // q = q1 + r1 * y3 in f8
  (p6) fpma.s0 f8=f10,f9,f8
  // jump over the unpacked computation if (p6) was 1 \,
  (p6) br.cond.dptk done
}
  // Apply single precision divide for the low and high parts
{ .mfi
  nop.m 0
  // Step (1)
  // y0 = 1 / b in f6
  frcpa.s0 f6,p7=f14,f15
 nop.i 0;;
} { .mfi
  nop.m 0
  // normalize a_low in f14
  fnorm.sl fl4 = fl4
  nop.i 0
} { .mfi
  nop.m 0
  // normalize b_low in f15
  fnorm.s1 f15 = f15
 nop.i 0;;
} { .mfi
  nop.m 0
 // Step (1)
// y0 = 1 / b in f7
  frcpa.s0 f7,p8=f32,f33
 nop.i 0;;
} { .mfi
nop.m 0
  // normalize in advance a_high in f32 \,
  fnorm.s1 f32 = f32
 nop.i 0
} { .mfi
 nop.m 0
  // normalize in advance b_high in f33
  fnorm.s1 f33 = f33
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (2)
  // q0 = a * y0 in f14
```

IA-64 Processors

```
(p7) fma.s1 f14=f14,f6,f0
 nop.i 0
} { .mfi
nop.m 0
  // Step (3)
  // e0 = 1 - b * y0 in f15
  (p7) fnma.s1 f15=f15,f6,f1
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (2)
  // g0 = a * y0 in f32
(p8) fma.s1 f32=f32,f7,f0
 nop.i 0
} { .mfi
 nop.m 0
  // Step (3)
  // e0 = 1 - b * y0 in f33
  (p8) fnma.s1 f33=f33,f7,f1
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (4)
  // q1 = q0 + e0 * q0 in f14
  (p7) fma.sl f14=f15,f14,f14
 nop.i 0
} { .mfi
 nop.m 0
  // Step (5)
  // e1 = e0 * e0 in f15
  (p7) fma.s1 f15=f15,f15,f0
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (4)
  // q1 = q0 + e0 * q0 in f32
(p8) fma.s1 f32=f33,f32,f32
 nop.i 0
} { .mfi
 nop.m 0
  // Step (5)
  // e1 = e0 * e0 in f33
  (p8) fma.sl f33=f33,f33,f0
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (6)
  // q2 = q1 + e1 * q1 in f14
(p7) fma.s1 f14=f15,f14,f14
 nop.i 0
} { .mfi
 nop.m 0
  // Step (7)
  // e2 = e1 * e1 in f15
  (p7) fma.s1 f15=f15,f15,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (6)
  // q2 = q1 + e1 * q1 in f32
  (p8) fma.s1 f32=f33,f32,f32
 nop.i 0
} { .mfi
  nop.m 0
  // Step (7)
// e2 = e1 * e1 in f33
  (p8) fma.s1 f33=f33,f33,f0
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (8)
  // q3 = q2 + e2 * q2 in f14
  (p7) fma.d.s1 f14=f15,f14,f14
```
nop.i 0;;

```
} { .mfi
 nop.m 0
 // Step (8)
  // q3 = q2 + e2 * q2 in f32
  (p8) fma.d.s1 f32=f33,f32,f32
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (9)
// q3' = q3 in f6
 (p7) fma.s.s0 f6=f14,f1,f0
 nop.i 0;;
} { .mfi
 nop.m 0
 // Step (9)
// q3' = q3 in f7
  (p8) fma.s.s0 f7=f32,f1,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  //^{\bar{}} pack res_low from f6 and res_high from f7 into f8
  fpack f8 = f7, f6
 nop.i 0;;
}
// END LATENCY-OPTIMIZED SIMD DIVIDE, VERSION 2
done:
{ .mib
  // store result
 stf.spill [r34]=f8
 nop.i 0
  // return
 br.ret.sptk b0;;
}
.endp simd_div
Sample test driver:
#include<stdio.h>
typedef struct
      unsigned int W[4];
} _FP128;
void simd_div(_FP128*,_FP128*,_FP128*);
void run_test(unsigned int ia3, unsigned int ia2, unsigned int ia1, unsigned int ia0,
                 unsigned int ib3, unsigned int ib2, unsigned int ib1, unsigned int ib0,
                 unsigned int iq3, unsigned int iq2, unsigned int iq1, unsigned int iq0)
{
  _FP128 a,b,q;
  a.W[0]=ia0; a.W[1]=ia1;
                                                a.W[2]=ia2; a.W[3]=ia3;
 b.W[0]=ib0; b.W[1]=ib1;
                                                b.W[2]=ib2; b.W[3]=ib3;
 q.W[0]=q.W[1]=q.W[2]=q.W[3]=0;
  simd_div(&a,&b,&q);
printf("\nNumerator: %081x%081x\nDenominator: %081x%081x\nQuotient:
%081x%081x%081x\n", ia2,ia1,ia0,ib2,ib1,ib0,iq2,iq1,iq0);
  if(iq0==q.W[0] && iq1==q.W[1] && iq2==q.W[2] && iq3==q.W[3]) printf("Passed\n");
  else printf("Failed (%08lx%08lx)\n",q.W[1],q.W[0]);
}
```



void main()
{
 /* 1/1=1, 1.5/1.5=1 */

run_test(0,0x1003e,0x3f800000,0x3fc00000,0,0x1003e,0x3f800000,0x3fc00000,0,0x1003e,0x3f 800000,0x3f800000);

/* 1/0=Infinity, 0/0=QNaN */

run_test(0,0x1003e,0x3f800000,0x00000000,0,0x1003e,0x00000000,0x00000000,0,0x1003e,0x7f 800000,0xffc00000);

```
/* -1/Infinity=-Zero, 3/2=1.5 */
```

run_test(0,0x1003e,0xbf800000,0x40400000,0,0x1003e,0x7f800000,0x40000000,0,0x1003e,0x80
000000,0x3fc00000);

}

2.9. Parallel Single Precision (SIMD) Floating-Point Divide, Throughput-Optimized

For certain input values (see Section 2.10 for the exact Software Assistance conditions), the quotient of two single precision numbers cannot be computed correctly by a SIMD sequence. In such situations, the **fprcpa** instruction clears the output predicate and the two latency-optimized code sequences presented above unpack the input values, perform two interleaved single precision divide operations, and pack the results at the end. Such sequences that branch and apply an alternate algorithm when certain conditions occur, cannot be software-pipelined efficiently. Better performance is obtained by software-pipelining a sequence that unpacks the arguments, performs two scalar single precision divide operations, and packs the results for all input values.

2.10. Software Assistance (SWA) Conditions for Floating-Point Divide

2.10.1. Property 1

Let *a* and *b* be two floating-point numbers with N_{in} -bit significands, and M_{in} -bit exponents (limited exponent range), as described by the IEEE-754 Standard for Binary Floating-Point Arithmetic. Let *N* be the size of the significand and *M* the size of the exponent, in number of bits, corresponding to an intermediate computation step in the algorithms described above. The exact values of N_{in} , M_{in} , N, and *M* are specified explicitly or implicitly for each algorithm. For all the intermediate steps of scalar floating-point divide (single, double, double-extended precision and 82-bit register file format) M = 17, and for SIMD divide, M = 8. The value of *N* is specified by the precision of the computation step.

Then, $e_{\min,in} = -2^{M_{in}-1} + 2$, and $e_{\max,in} = 2^{M_{in}-1} - 1$ are the minimum and maximum values of the exponents allowed for floating-point numbers on input, and $e_{\min} = -2^{M-1} + 2$, and $e_{\max} = 2^{M-1} - 1$

are the minimum and maximum values of the exponents allowed for floating-point numbers in any intermediate computation step.

Let the normalized value of *a* be $a = \sigma_a \cdot s_a \cdot 2^{e_a}$, with $\sigma_a = \pm 1$, $1 \le s_a < 2$, s_a representable using N_{in} bits, and $e_a \in \mathbb{Z}$, $e_{\min,in} - N_{in} + 1 \le e_a \le e_{\max,in}$. In addition, if $e_a < e_{\min}$ and $k = e_{\min} - e_a$, then $(2^{N_{in}-1} \cdot s_a) \equiv 0 \pmod{2^k}$ (which allows for denormal values of *a*).

Let the normalized value of b be $b = \sigma_b \cdot s_b \cdot 2^{e_b}$, with $\sigma_b = \pm 1$, $1 \le s_b < 2$, s_b representable using N_{in} bits, and $e_b \in \mathbb{Z}$, $e_{\min,in} - N_{in} + 1 \le e_b \le e_{\max,in}$. In addition, if $e_b < e_{\min}$ and $k = e_{\min} \cdot e_b$, then $(2^{N_{in}-1} \cdot s_b) \equiv 0 \pmod{2^k}$ (which allows for denormal values of b).

Assume that the exact value of $\frac{a}{b}$ will yield through rounding a floating-point number that is neither tiny, nor huge:

$$2^{e_{\min,in}} \leq \left(\frac{a}{b}\right)_{md} \leq (2 - 2^{-N+1}) \cdot 2^{e_{\max,i}}$$

where *rnd* is one of the IEEE rounding modes.

An *fma* operation for floating-point numbers with *N*-bit significands and *M*-bit exponents is assumed available, that preserves the $2 \cdot N$ bits of the product before the summation, and only incurs one rounding error.

Then, the following statements hold:

(a) The algorithms for calculating $\left(\frac{a}{b}\right)_{md}$ with any IEEE rounding mode *rnd* in single or double

precision as described above, do not cause in any computational step overflow, underflow, or loss of precision.

(b) The SIMD algorithms for calculating $\left(\frac{a}{b}\right)_{rnd}$ with any IEEE rounding mode *rnd* as described

above, does not cause in any computational step overflow, underflow, or loss of precision, if:

$\left[\left(a\right) \right]$	$e_b \geq e_{\min} - 1$	$(y_i \text{ will not be huge })$
<i>(b)</i>	$e_b \leq e_{\max} - 3$	$(y_i \text{ will not be tiny })$
$\left\{ (c) \right\}$	$e_a - e_b \le e_{\max} - 1$	$(q_i \text{ will not be huge })$
(d)	$e_a - e_b \ge e_{\min} + 2$	$(q_i \text{ will not be tiny })$
(<i>e</i>)	$e_a \ge e_{\min} + N$	$(r_i \text{ will not lose precision })$

(c) The algorithm for calculating $\left(\frac{a}{b}\right)_{rnd}$ with any IEEE rounding mode *rnd* as described in the double-

extended precision floating-point divide algorithm, does not cause in any computational step overflow, underflow, or loss of precision, if the input values are representable in double-extended precision format $N_{in} = 64$, and $M_{in} = 15$).



(d) The algorithm for calculating $\left(\frac{a}{b}\right)_{md}$ with any IEEE rounding mode *rnd* as described in the double-

extended precision floating-point divide algorithm, with input values in floating-point register format $(N_{in} = 64, \text{ and } M_{in} = 17)$, does not cause in any computational step overflow, underflow, or loss of precision, if:

$\left[\left(a^{\prime}\right) \right]$	$e_b \geq e_{\min} - 1$	$(y_i \text{ will not be huge })$
(<i>b</i> ')	$e_b \leq e_{\max} - 3$	$(y_i \text{ will not be tiny })$
$\left\{ (c') \right\}$	$e_a - e_b \leq e_{\max} - 1$	$(q_i \text{ will not be huge })$
(<i>d</i> ')	$e_a - e_b \ge e_{\min} + 2$	$(q_i \text{ will not be tiny })$
(e')	$e_a \ge e_{\min} + N$	$(r_i \text{ will not lose precision })$

Note: The Itanium processor will ask for Software Assistance (SWA), or otherwise indicate by clearing the output predicate of the reciprocal approximation instruction, that it cannot provide the correctly rounded result of the divide operation, whenever any of the conditions in Property 1 is not satisfied, i.e. for the SIMD algorithms described, or for the double-extended precision floating-point divide algorithm, when the input values *a* and *b* are in floating-point register file format (82-bit floating-point numbers that cannot be represented in the double-extended precision format). The SWA conditions are:

(<i>a</i>)	$e_b \leq e_{\min} - 2$	$(y_i \text{ might be huge })$
(<i>b</i>)	$e_b \ge e_{\max} - 2$	$(y_i \text{ might be tiny })$
(<i>c</i>)	$e_a - e_b \ge e_{\max}$	$(q_i \text{ might be huge })$
(<i>d</i>)	$e_a - e_b \le e_{\min} + 1$	$(q_i \text{ might be tiny })$
(<i>e</i>)	$e_a \leq e_{\min} + N - 1$	$(r_i \text{ might lose precision })$

where $N_{in} = N = 24$ and $M_{in} = M = 8$ in the case of SIMD floating-point divide, and

 $N_{in} = N = 64$ and $M_{in} = M = 17$ for the double-extended precision and floating-point register format divide algorithm with floating-point register format input values.

Floating-Point Square Root Algorithms for the IA-64 Architecture

Five different algorithms are provided for scalar square root operations: two for single precision (one that optimizes latency, one that optimizes throughput), two for double precision (one that optimizes latency, one that optimizes throughput), and one for double-extended precision and 82-bit register file format precision. The algorithms were proven to be IEEE-compliant (see [3],[4]) and in addition, the Intel Architecture-specific Denormal flag is always correctly set to indicate a denormal input. The double-extended precision algorithm will also yield IEEE-compliant results and correctly set IEEE flags for 82-bit floating-point register format arguments when status field 0 in the Floating-Point Status Register (FPSR) is set to use the widest-range exponent (17-bit exponent). For all the other algorithms, the widest-range exponent bit (wre) is assumed to be 0. For all the algorithms, the flush-to-zero bit (ftz) in the user status is assumed to be 0.

3.



For parallel (SIMD) floating-point square root, an IEEE-compliant algorithm is provided that also sets the Denormal flag correctly. A slightly faster version that preserves IEEE compliance but does not always provide a correct Denormal flag is also available.

3.1. Single Precision Floating-Point Square Root, Latency-Optimized

The following algorithm calculates $S = \sqrt{a}$ in single precision, where *a* is a single precision number. *rn* is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

table lookup

single precision

82-bit floating-point register format precision

17-bit exponent, 24-bit significand

- (1) $y_0 = (1 / \sqrt{a}) \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.831}$
- (2) $H_0 = (0.5 \cdot y_0)_{rn}$
- $(3) \quad \mathbf{S}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (4) $d = (0.5 S_0 \cdot H_0)_{rn}$
- (5) $e = (1 + 1.5 \cdot d)_{rn}$
- $(6) \quad \mathbf{T}_0 = (\mathbf{d} \cdot \mathbf{S}_0)_{rn}$
- $(7) \quad \mathbf{G}_0 = (\mathbf{d} \cdot \mathbf{H}_0)_{rn}$
- (8) $S_1 = (S_0 + e \cdot T_0)_{rn}$
- (9) $H_1 = (H_0 + e \cdot G_0)_{rn}$
- (10) $d_1 = (a S_1 \cdot S_1)_{rn}$
- (11) $S = (S_1 + d_1 \cdot H_1)_{rnd}$

The assembly language implementation:

```
.file "sgl_sqrt_min_lat.s"
  .section .text
  .proc sgl_sqrt_min_lat#
  .align 32
  .global sgl_sqrt_min_lat#
  .align 32
sgl_sqrt_min_lat:
{ .mmb
 alloc r31=ar.pfs,2,0,0,0 // r32, r33
  // &a is in r32
  // &sqrt is in r33 (the address of the sqrt result)
  // general registers used: r2, r31, r32, r33
  // predicate registers used: p6
  // floating-point registers used: f6, f8, f7, f9, f10, f11
  // load the argument a in f6
 ldfs f6 = [r32]
 nop.b 0
} { .mlx
  // BEGIN SINGLE PRECISION LATENCY-OPTIMIZED SQUARE ROOT ALGORITHM
 nop.m 0
 // exponent of +1/2 in r2
```

intel

movl r2 = 0x0fffe;; } { .mfi // +1/2 in f8 setf.exp f8 = r2nop.f 0 nop.i 0;; } { .mfi nop.m 0 // Step (1) // y0 = 1/sqrt(a) in f7 frsqrta.s0 f7,p6=f6 nop.i 0;; } { .mfi nop.m 0 // Step (2) // H0 = 1/2 * y0 in f9 (p6) fma.sl f9=f8,f7,f0 nop.i 0 } { .mfi nop.m 0 // Step (3) // S0 = a * y0 in f7 (p6) fma.sl f7=f6,f7,f0 nop.i 0;; } { .mfi nop.m 0 // Step (4) // d = 1/2 - S0 * H0 in f10(p6) fnma.s1 f10=f7,f9,f8 nop.i 0 } { .mfi nop.m 0 // Step (0'') //3/2 = 1 + 1/2 in f8 (p6) fma.sl f8=f8,f1,f1 nop.i 0;; } { .mfi nop.m 0 // Step (5) // e = 1 + 3/2 * d in f8 (p6) fma.s1 f8=f8,f10,f1 nop.i 0 } { .mfi nop.m 0 // Step (6) // T0 = d * S0 in f11 (p6) fma.s1 f11=f10,f7,f0 nop.i 0;; } { .mfi nop.m 0 // Step (7) // G0 = d * H0 in f10(p6) fma.s1 f10=f10,f9,f0 nop.i 0;; } { .mfi nop.m 0 // Step (8) // S1 = S0 + e * T0 in f7 (p6) fma.s.sl f7=f8,f11,f7 nop.i 0;; } { .mfi nop.m 0 // Step (9) // H1 = H0 + e * G0 in f8 (p6) fma.s1 f8=f8,f10,f9 nop.i 0;; } { .mfi nop.m 0 // Step (10) // dl = a - S1 * S1 in f9
(p6) fnma.s1 f9=f7,f7,f6 nop.i 0;; } { .mfi

```
nop.m 0
  // Step (11)
// S = S1 + d1 * H1 in f7
  (p6) fma.s.s0 f7=f9,f8,f7
 nop.i 0;;
  // END SINGLE PRECISION LATENCY-OPTIMIZED SQUARE ROOT ALGORITHM
} { .mmb
 nop.m 0
  // store result
 stfs [r33]=f7
  // return
 br.ret.sptk b0;;
}
  .endp sgl_sqrt_min_lat
Sample test driver:
#include<stdio.h>
void sgl_sqrt_min_lat(float*,float*);
void run_test(unsigned int ia, unsigned int iq)
  float a,q;
  *(unsigned int*)(&a)=ia;
  sgl_sqrt_min_lat(&a,&q);
 printf("\nArgument: %lx\nResult: %lx\n",ia,iq);
  if(iq==*(unsigned int*)(&q)) printf("Passed\n");
  else printf("Failed\n");
}
void main()
  /* sqrt(1)=1 */
 run_test(0x3f800000,0x3f800000);
  /* sqrt(Infinity)=Infinity */
 run_test(0x7f800000,0x7f800000);
  /* sqrt(-1)=QNaN */
  run_test(0xbf800000,0xffc00000);
```

}

Single Precision Floating-Point Square Root, 3.2. **Throughput-Optimized**

The following algorithm calculates $S = \sqrt{a}$ in single precision, where a is a single precision number. m is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82bit, floating-point register format numbers. The precision used for each step is shown below.

(1) $y_0 = (1 / \sqrt{a}) \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.831}$

table lookup

(2) $H_0 = (0.5 \cdot y_0)_{rn}$ 82-bit floating-point register format precision



- $(3) \quad \mathbf{S}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (4) $d = (0.5 S_0 \cdot H_0)_{rn}$
- (5) $d' = (d + 0.5 * d)_{rn}$
- (6) $e = (d + d * d')_{rn}$
- (7) $S_1 = (S_0 + e * S_0)_{rn}$
- (8) $H_1 = (H_0 + e * H_0)_{rn}$
- (9) $d_1 = (a S_1 \cdot S_1)_{rn}$
- (10) $S = (S_1 + d_1 \cdot H_1)_{rnd}$

The assembly language implementation:

82-bit floating-point register format precision
17-bit exponent, 24-bit significand
82-bit floating-point register format precision
82-bit floating-point register format precision
82-bit floating-point register format precision

```
.file "sgl_sqrt_max_thr.s"
  .section .text
  .proc sgl_sqrt_max_thr#
  .aliqn 32
  .global sgl_sqrt_max_thr#
  .align 32
sgl_sqrt_max_thr:
{ .mmb
  alloc r31=ar.pfs,2,0,0,0 // r32, r33
  // &a is in r32
  // &sqrt is in r33 (the address of the sqrt result)
  // general registers used: r2, r31, r32, r33
  // predicate registers used: p6
  // floating-point registers used: f6, f8, f7, f9, f10
  // load the argument a in f6
  ldfs f6 = [r32]
  nop.b 0
} { .mlx
  // BEGIN SINGLE PRECISION THROUGHPUT-OPTIMIZED SQUARE ROOT ALGORITHM
  nop.m 0
  // exponent of +1/2 in r2
  movl r2 = 0x0fffe;;
} { .mfi
    // +1/2 in f8
  setf.exp f8 = r2
 nop.f 0
 nop.i 0;;
} { .mfi
nop.m 0
  // Step (1)
// y0 = 1/sqrt(a) in f7
  frsqrta.s0 f7,p6=f6
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (2)
  // H0 = 1/2 * y0 in f9
  (p6) fma.s1 f9=f8,f7,f0
  nop.i 0
} { .mfi
  nop.m 0
  // Step (3)
  // S0 = a * y0 in f7
(p6) fma.s1 f7=f6,f7,f0
  nop.i 0;;
} { .mfi
 nop.m 0
```

```
// Step (4)
  // d = 1/2 - S0 * H0 in f10
  (p6) fnma.sl f10=f7,f9,f8
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (5)
  // d' = d + 1/2 * d in f8
  (p6) fma.s1 f8=f8,f10,f10
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (6)
// e = d + d * d' in f8
  (p6) fma.s1 f8=f10,f8,f10
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (7)
  // S1 = S0 + e * S0 in f7
  (p6) fma.s.sl f7=f8,f7,f7
 nop.i 0
} { .mfi
  nop.m 0
  // Step (8)
  // H1 = H0 + e * H0 in f8
(p6) fma.s1 f8=f8,f9,f9
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (9)
// dl = a - Sl * Sl in f9
  (p6) fnma.s1 f9=f7,f7,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (10)
  // S = S1 + d1 * H1 in f7
  (p6) fma.s.s0 f7=f9,f8,f7
 nop.i 0;;
  // END SINGLE PRECISION THROUGHPUT-OPTIMIZED SQUARE ROOT ALGORITHM
} { .mmb
  nop.m 0
  // store result
  stfs [r33]=f7
  // return
 br.ret.sptk b0;;
}
  .endp sgl_sqrt_max_thr
Sample test driver:
#include<stdio.h>
```

void sgl_sqrt_max_thr(float*,float*); void run_test(unsigned int ia,unsigned int iq) { float a,q; *(unsigned int*)(&a)=ia; sgl_sqrt_max_thr(&a,&q); printf("\nArgument: %lx\nResult: %lx\n",ia,iq); if(iq==*(unsigned int*)(&q)) printf("Passed\n"); else printf("Failed\n");

```
intel
```

```
}
void main()
{
    /* sqrt(1)=1 */
    run_test(0x3f800000,0x3f800000);
    /* sqrt(Infinity)=Infinity */
    run_test(0x7f800000,0x7f800000);
    /* sqrt(-1)=QNaN */
    run_test(0xbf800000,0xffc00000);
}
```

3.3. Double Precision Floating-Point Square Root, Latency-Optimized

The following algorithm calculates $S = \sqrt{a}$ in double precision, where *a* is a double precision number. *rn* is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

(1) $y_0 = (1 / \sqrt{a}) \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.831}$

table lookup

82-bit floating-point register format precision

17-bit exponent, 53-bit significand

double precision

- (2) $h = (0.5 \cdot y_0)_{rn}$
- $(3) \quad \mathbf{g} = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (4) $e = (0.5 g \cdot h)_{rn}$
- (5) $S_0 = (1.5 + 2.5 \cdot e)_{rn}$
- $(6) \quad \mathbf{e}_2 = (\mathbf{e} \cdot \mathbf{e})_{rn}$
- (7) $t = (63/8 + 231/16 \cdot e)_{rn}$
- (8) $S_1 = (e + e_2 \cdot S_0)_{rn}$
- $(9) \quad \mathbf{e}_4 = (\mathbf{e}_2 \cdot \mathbf{e}_2)_{rn}$
- (10) $t_1 = (35/8 + e \cdot t)_{rn}$
- (11) $G = (g + S_1 \cdot g)_{rn}$
- (12) $E = (g \cdot e_4)_{rn}$
- (13) $u = (S_1 + e_4 \cdot t_1)_{rn}$
- (14) $g_1 = (G + t_1 \cdot E)_{rn}$
- $(15) \quad h_1 = (h+u\cdot h)_{\textit{rn}}$
- (16) $d = (a g_1 \cdot g_1)_{rn}$
- (17) $S = (g_1 + d \cdot h_1)_{rnd}$

The assembly language implementation:

.file "dbl_sqrt_min_lat.s"

46

intel

```
.section .text
  .proc dbl_sqrt_min_lat#
  .align 32
  .global dbl_sqrt_min_lat#
  .align 32
dbl_sqrt_min_lat:
{ .mmb
  alloc r31=ar.pfs,2,0,0,0 // r32, r33
  // &a is in r32
  // &sqrt is in r33 (the address of the sqrt result)
  // general registers used: r2, r3, r31, r32, r33
  // predicate registers used: p6
  // floating-point registers used: f6 to f14
  /\,/ load the argument a in f6
  ldfd f6 = [r32]
  nop.b 0
} { .mlx
  // BEGIN DOUBLE PRECISION LATENCY-OPTIMIZED SQUARE ROOT ALGORITHM
 nop.m 0
  // exponent of +1/2 in r2
  movl r2 = 0x0fffe;;
} { .mfi
    // +1/2 in f9
  setf.exp f9 = r2
 nop.f 0
  nop.i 0
} { .mlx
 nop.m 0
  // 3/2 in r3
 movl r3=0x3fc00000;;
} { .mfi
  setf.s f10=r3
  // Step (1)
// y0 = 1/sqrt(a) in f7
  frsqrta.s0 f7,p6=f6
 nop.i 0;;
} { .mlx
 nop.m 0
  // 5/2 in r2
  movl r2 = 0x40200000
} { .mlx
 nop.m 0
  // 63/8 in r3
  movl r3 = 0x40fc0000;;
} { .mfi
  setf.s fll=r2
  // Step (2)
// h = +1/2 * y0 in f8
  (p6) fma.sl f8=f9,f7,f0
 nop.i 0
} { .mfi
  setf.s f12=r3
  // Step (3)
  // g = a * y0 in f7
(p6) fma.sl f7=f6,f7,f0
 nop.i 0;;
} { .mlx
  nop.m 0
  // 231/16 in r2
 movl r2 = 0x41670000;;
} { .mfi
  setf.s f13=r2
  // Step (4)
  // e = 1/2 - g * h in f9
(p6) fnma.sl f9=f7,f8,f9
 nop.i 0
} { .mlx
```

IA-64 Processors

```
nop.m 0
  // 35/8 in r3
  movl r3 = 0x408c0000;;
} { .mfi
  setf.s f14=r3
  // Step (5)
  // S0 = 3/2 + 5/2 * e in f10
  (p6) fma.s1 f10=f11,f9,f10
 nop.i 0
} { .mfi
 nop.m 0
  // Step (6)
  // e2 = e * e in f11
  (p6) fma.s1 f11=f9,f9,f0
 nop.i 0
} { .mfi
 nop.m 0
  // Step (7)
// t = 63/8 + 231/16 * e in f12
  (p6) fma.s1 f12=f13,f9,f12
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
// S1 = e + e2 * S0 in f10
  (p6) fma.sl f10=f11,f10,f9
 nop.i O
} { .mfi
  nop.m 0
  // Step (9)
  // e4 = e2 * e2 in f11
(p6) fma.s1 f11=f11,f11,f0
 nop.i 0
} { .mfi
nop.m 0
  // Step (10)
  // t1 = 35/8 + e * t in f9
  (p6) fma.s1 f9=f9,f12,f14
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (11)
  //G = g + S1 * g in f12
  (p6) fma.sl f12=f10,f7,f7
 nop.i 0
} { .mfi
 nop.m 0
  // Step (12)
  // E = g * e4 in f7
  (p6) fma.s1 f7=f7,f11,f0
 nop.i 0
} { .mfi
 nop.m 0
  // Step (13)
  // u = S1 + e4 * t1 in f10
  (p6) fma.s1 f10=f11,f9,f10
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (14)
// gl = G + tl * E in f7
  (p6) fma.d.s1 f7=f9,f7,f12
  nop.i 0;;
 } { .mfi
 nop.m 0
  // Step (15)
  // h1 = h + u * h in f8
  (p6) fma.s1 f8=f10,f8,f8
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (16)
  // d = a - g1 * g1 in f9
```

intel

```
(p6) fnma.s1 f9=f7,f7,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (17)
  // S = g1 + d * h1 in f7
 (p6) fma.d.s0 f7=f9,f8,f7
 nop.i 0;;
  // END DOUBLE PRECISION LATENCY-OPTIMIZED SQUARE ROOT ALGORITHM
} { .mmb
 nop.m 0
// store result
 stfd [r33]=f7
  // return
 br.ret.sptk b0;;
}
  .endp dbl_sqrt_min_lat
Sample test driver:
#include<stdio.h>
typedef struct
      unsigned int W[2];
} _FP64;
void dbl_sqrt_min_lat(_FP64*,_FP64*);
void run_test(unsigned int ial,unsigned int ia0,unsigned int iq1,unsigned int iq0)
ł
  _FP64 a,b,q;
 a.W[0]=ia0; a.W[1]=ia1;
 dbl_sqrt_min_lat(&a,&q);
 printf("\nArgument: %08lx%08lx\nResult: %08lx%08lx\n",ial,ia0,iq1,iq0);
  if(iq0==q.W[0] && iq1==q.W[1]) printf("Passed\n");
  else printf("Failed (%08lx%08lx)\n",q.W[1],q.W[0]);
}
void main()
  /* sqrt(1)=1 */
 run_test(0x3ff00000,0x00000000,0x3ff00000,0x0000000);
  /* sqrt(Infinity)=Infinity */
 run_test(0x7ff00000,0x00000000,0x7ff00000,0x0000000);
  /* sqrt(-1)=QNaN */
 run_test(0xbff00000,0x00000000,0xfff80000,0x0000000);
}
```



3.4. Double Precision Floating-Point Square Root, Throughput-Optimized

The following algorithm calculates $S = \sqrt{a}$ in double precision, where *a* is a double precision number. *rn* is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

table lookup

double precision

82-bit floating-point register format precision

- (1) $y_0 = (1 / \sqrt{a}) \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.831}$
- (2) $H_0 = (0.5 \cdot y_0)_{rn}$
- $(3) \quad \mathbf{G}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (4) $r_0 = (0.5 G_0 \cdot H_0)_{rn}$
- (5) $H_1 = (H_0 + r_0 \cdot H_0)_{rn}$
- (6) $G_1 = (G_0 + r_0 \cdot G_0)_{rn}$
- (7) $r_1 = (0.5 G_1 \cdot H_1)_{rn}$
- (8) $H_2 = (H_1 + r_1 \cdot H_1)_{rn}$
- (9) $G_2 = (G_1 + r_1 \cdot G_1)_{rn}$
- (10) $d_2 = (a G_2 \cdot G_2)_{rn}$
- (11) $G_3 = (G_2 + d_2 \cdot H_2)_{rn}$
- (12) $d_3 = (a G_3 \cdot G_3)_{rn}$
- (13) $S = (G_3 + d_3 \cdot H_2)_{rnd}$

The assembly language implementation:

```
.file "dbl_sqrt_max_thr.s"
  .section .text
  .proc dbl_sqrt_max_thr#
  .align 32
  .global dbl_sqrt_max_thr#
  .align 32
dbl_sqrt_max_thr:
 .mmb
  alloc r31=ar.pfs,2,0,0,0 // r32, r33
  // &a is in r32
 // &sqrt is in r33 (the address of the sqrt result)
  // general registers used: r2, r31, r32, r33
  // predicate registers used: p6
  // floating-point registers used: f6, f7, f8, f9, f10
  // load the argument a in f6
  1dfd f6 = [r32]
 nop.b 0
} { .mlx
  // BEGIN DOUBLE PRECISION THROUGHPUT-OPTIMIZED SQUARE ROOT ALGORITHM
 nop.m 0
 // exponent of +1/2 in r2
  movl r2 = 0x0fffe;;
} { .mfi
  // +1/2 in f10
```

intel

setf.exp fl0 = r2nop.f 0 nop.i 0;; } { .mfi nop.m 0 // Step (1) // y0 = 1/sqrt(a) in f7 frsqrta.s0 f7,p6=f6 nop.i 0;; } { .mfi nop.m 0 // Step (2) // H0 = +1/2 * y0 in f8 (p6) fma.sl f8=f10,f7,f0 nop.i 0 } { .mfi nop.m 0 // Step (3) // G0 = a * y0 in f7 (p6) fma.s1 f7=f6,f7,f0 nop.i 0;; } { .mfi nop.m 0 // Step (4) // r0 = 1/2 - G0 * H0 in f9 (p6) fnma.sl f9=f7,f8,f10 nop.i 0;; } { .mfi nop.m 0 // Step (5) // H1 = H0 + r0 * H0 in f8
(p6) fma.sl f8=f9,f8,f8 nop.i 0 } { .mfi nop.m 0 // Step (6) // G1 = G0 + r0 * G0 in f7 (p6) fma.s1 f7=f9,f7,f7 nop.i 0;; } { .mfi nop.m 0 // Step (7) // r1 = 1/2 - G1 * H1 in f9 (p6) fnma.sl f9=f7,f8,f10 nop.i 0;; } { .mfi nop.m 0 // Step (8) // H2 = H1 + r1 * H1 in f8 (p6) fma.s1 f8=f9,f8,f8 nop.i 0 } { .mfi nop.m 0 // Step (9) // G2 = G1 + r1 * G1 in f7 (p6) fma.s1 f7=f9,f7,f7 nop.i 0;; } { .mfi nop.m 0 // Step (10) // d2 = a - G2 * G2 in f9 (p6) fnma.s1 f9=f7,f7,f6 nop.i 0;; } { .mfi nop.m 0 // Step (11) // G3 = G2 + d2 * H2 in f8(p6) fma.s1 f7=f9,f8,f7 nop.i 0;; } { .mfi nop.m 0 // Step (12) // d3 = a - G3 * G3 in f7

IA-64 Processors

```
(p6) fnma.s1 f9=f7,f7,f6
 nop.i 0;;
} { .mfi
nop.m 0
  // Step (13)
  // S = G3 + d3 * H2 in f7
  (p6) fma.d.s0 f7=f9,f8,f7
 nop.i 0;;
  // END DOUBLE PRECISION THROUGHPUT-OPTIMIZED SQUARE ROOT ALGORITHM
} { .mmb
  nop.m 0
  // store result
  stfd [r33]=f7
  // return
 br.ret.sptk b0;;
}
  .endp dbl_sqrt_max_thr
Sample test driver:
#include<stdio.h>
typedef struct
      unsigned int W[2];
} _FP64;
void dbl_sqrt_max_thr(_FP64*,_FP64*);
void run_test(unsigned int ial,unsigned int ia0,unsigned int iq1,unsigned int iq0)
ł
  _FP64 a,b,q;
  a.W[0]=ia0; a.W[1]=ia1;
 dbl_sqrt_max_thr(&a,&q);
 printf("\nArgument: %08lx%08lx\nResult: %08lx%08lx\n",ial,ia0,iq1,iq0);
  if(iq0==q.W[0] && iq1==q.W[1]) printf("Passed\n");
  else printf("Failed (%08lx%08lx)\n",q.W[1],q.W[0]);
}
void main()
{
  /* sqrt(1)=1 */
 run_test(0x3ff00000,0x00000000,0x3ff00000,0x0000000);
  /* sqrt(Infinity)=Infinity */
 run_test(0x7ff00000,0x00000000,0x7ff00000,0x0000000);
  /* sqrt(-1)=QNaN */
 run_test(0xbff00000,0x00000000,0xfff80000,0x0000000);
}
```

3.5. Double-Extended Precision Floating-Point Square Root

The following algorithm, optimized for both latency and throughput, calculates $S = \sqrt{a}$ in doubleextended precision, where *a* is a double-extended precision number. *rn* is the IEEE round-to-nearest

mode, and *rnd* is any IEEE rounding mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

table lookup

- (1) $y_0 = (1 / \sqrt{a}) \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.831}$
- (2) $H_0 = (0.5 \cdot y_0)_{rn}$
- $(3) \quad \mathbf{S}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$

In

- $(4) \quad d_0 = (0.5 S_0 \cdot H_0)_{rn}$
- (5) $H_1 = (H_0 + d_0 \cdot H_0)_{rn}$
- $(6) \quad \mathbf{S}_1 = (\mathbf{S}_0 + \mathbf{d}_0 \cdot \mathbf{S}_0)_{rn}$
- (7) $d_1 = (0.5 S_1 \cdot H_1)_m$
- (8) $H_2 = (H_1 + d_1 \cdot H_1)_{rn}$
- (9) $S_2 = (S_1 + d_1 \cdot S_1)_{rn}$
- (10) $d_2 = (0.5 S_2 \cdot H_2)_{rn}$
- (11) $e_2 = (a S_2 \cdot S_2)_{rn}$
- (12) $S_3 = (S_2 + e_2 \cdot H_2)_{rn}$
- (13) $H_3 = (H_2 + d_2 \cdot H_2)_{rn}$
- (14) $e_3 = (a S_3 \cdot S_3)_{rn}$
- (15) $S = (S_3 + e_3 \cdot H_3)_{rnd}$

The assembly language implementation:

```
82-bit floating-point register format precision
```

```
.file "dbl_ext_sqrt.s"
  .section .text
  .proc dbl_ext_sqrt#
  .align 32
  .global dbl_ext_sqrt#
  .align 32
dbl_ext_sqrt:
 .mmb
  alloc r31=ar.pfs,2,0,0,0 // r32, r33
  // &a is in r32
  // &sqrt is in r33 (the address of the sqrt result)
  // general registers used: r2, r31, r32, r33
  // predicate registers used: p6
// floating-point registers used: f6, f7, f8, f9, f10, f11
  // load the argument a in f6
  1dfe f6 = [r32]
  nop.b 0
// BEGIN DOUBLE EXTENDED SOUARE ROOT ALGORITHM
 .mlx
  nop.m 0
  // exponent of +1/2 in r2
  movl r2 = 0x0fffe;;
} { .mfi
    // +1/2 in f10
  setf.exp f8 = r2
  nop.f 0
  nop.i 0;;
} { .mfi
  nop.m 0
```

```
// Step (1)
  // y0 = 1/sqrt(a) in f7
  frsqrta.s0 f7,p6=f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (2)
  // H0 = +1/2 * y0 in f9
  (p6) fma.sl f9=f8,f7,f0
  nop.i 0
} { .mfi
 nop.m 0
  // Step (3)
// S0 = a * y0 in f7
  (p6) fma.sl f7=f6,f7,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (4)
  // d0 = 1/2 - S0 * H0 in f10
  (p6) fnma.sl f10=f7,f9,f8
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (5)
  // H1 = H0 + d0 * H0 in f9
(p6) fma.s1 f9=f10,f9,f9
 nop.i 0
} { .mfi
 nop.m 0
  // Step (6)
// S1 = S0 + d0 * S0 in f7
  (p6) fma.sl f7=f10,f7,f7
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (7)
  // d1 = 1/2 - S1 * H1 in f10
  (p6) fnma.sl fl0=f7,f9,f8
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
  // H2 = H1 + d1 * H1 in f9
(p6) fma.s1 f9=f10,f9,f9
 nop.i 0
} { .mfi
nop.m 0
  // Step (9)
// S2 = S1 + d1 * S1 in f7
  (p6) fma.s1 f7=f10,f7,f7
nop.i 0;;
} { .mfi
  nop.m 0
  // Step (10)
  // d2 = 1/2 - S2 * H2 in f10
  (p6) fnma.sl f10=f7,f9,f8
 nop.i 0
} { .mfi
  nop.m 0
  // Step (11)
  // e2 = a - S2 * S2 in f8
  (p6) fnma.s1 f8=f7,f7,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (12)
  // S3 = S2 + e2 * H2 in f7
  (p6) fma.sl f7=f8,f9,f7
 nop.i 0
} { .mfi
  nop.m 0
  // Step (13)
```

int

```
// H3 = H2 + d2 * H2 in f9
  (p6) fma.s1 f9=f10,f9,f9
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (14)
// e3 = a - S3 * S3 in f8
 (p6) fnma.sl f8=f7,f7,f6
 nop.i 0;;
} { .mfi
 nop.m 0
 // Step (15)
 // S = S3 + e3 * H3 in f7
(p6) fma.s0 f7=f8,f9,f7
 nop.i 0;;
}
// END DOUBLE EXTENDED SQUARE ROOT ALGORITHM
{
 .mmb
 nop.m 0
  // store result
 stfe [r33]=f7
  // return
 br.ret.sptk b0;;
}
  .endp dbl_ext_sqrt
```

Sample test driver:

```
#include<stdio.h>
typedef struct
ł
      unsigned int W[4];
} _FP128;
void dbl_ext_sqrt(_FP128*,_FP128*);
void run_test(unsigned int ia3, unsigned int ia2, unsigned int ia1, unsigned int ia0,
                          unsigned int iq3, unsigned int iq2, unsigned int iq1, unsigned
int iq0)
{
  _FP128 a,b,q;
  a.W[0]=ia0; a.W[1]=ia1;
                                              a.W[2]=ia2; a.W[3]=ia3;
 q.W[0]=q.W[1]=q.W[2]=q.W[3]=0;
 dbl_ext_sqrt(&a,&q);
 printf("\nArgument: %081x%081x\nResult: %081x%081x\n",
          `ia2,ia1,ia0,iq2,iq1,iq0);
  if(iq0==q.W[0] && iq1==q.W[1] && iq2==q.W[2] && iq3==q.W[3]) printf("Passed\n");
  else printf("Failed (%081x%081x%081x)\n",q.W[2],q.W[1],q.W[0]);
}
void main()
{
  /* sqrt(1)=1 */
 run_test(0,0x3fff,0x80000000,0x00000000,0,0x3fff,0x80000000,0x0000000);
  /* sqrt(Infinity)=Infinity */
 run_test(0,0x7fff,0x80000000,0x00000000,0,0x7fff,0x80000000,0x00000000);
  /* sqrt(-1)=QNaN */
 run_test(0,0xbfff,0x8000000,0x00000000,0,0xffff,0xc0000000,0x0000000);
}
```



3.6. Parallel (SIMD) Single Precision Floating-Point Square Root, Latency-Optimized, Scaled, Version 1

The square roots of a pair of single precision numbers (a) are calculated in parallel, if both arguments satisfy the conditions that ensure the correctness of the iterations used. (Otherwise, the results must be separately computed and returned packed together). The parallel single precision square root algorithm is described below. rn is the IEEE round-to-nearest mode, and rnd is any IEEE rounding mode. All of the symbols used are packed single precision numbers. Each parallel step is performed in single precision.

To ensure that the Denormal flag is correctly set, scaling coefficients (pscale, nscale) are computed in parallel with the steps shown, and applied before the last multiply-add, which sets the flags in the FPSR status field.

(1) $y_0 = (1 / \sqrt{a}) \cdot (1 + \varepsilon_0), \varepsilon_0 < 2^{-8.831}$	table lookup
$(2) S_0 = (\mathbf{a} \cdot \mathbf{y}_0)_m$	single precision
(3) $H_0 = (0.5 \cdot y_0)_m$	single precision
(4) $d_0 = (0.5 - S_0 \cdot H_0)_{rn}$	single precision
(5) $H_1 = (H_0 + d_0 \cdot H_0)_m$	single precision
(6) $S_1 = (S_0 + d_0 \cdot S_0)_m$	single precision
(7) $a_p = (a \cdot pscale)_{rn}$	single precision
(8) $S_{1p} = (S_1 \cdot pscale)_{rn}$	single precision
(9) $d_1 = (0.5 - S_1 \cdot H_1)_m$	single precision
(10) $H_{1n} = (H_1 \cdot nscale)_{rn}$	single precision
(11) $e_{1p} = (a_p - S_1 \cdot S_{1p})_m$	single precision
(12) $S_{2p} = (S_{1p} + e_{1p} \cdot H_1)_{rn}$	single precision
(13) $S_2 = (S_1 + e_{1p} \cdot H_{1n})_{rn}$	single precision
(14) $H_{2n} = (H_{1n} + d_1 \cdot H_{1n})_m$	single precision
(15) $e_{2p} = (a_p - S_2 \cdot S_{2p})_m$	single precision
(16) $S = (S_2 + e_{2p} \cdot H_{2n})_{rnd}$	single precision

The assembly language implementation:

```
.file "simd_sqrt_min_lat_sc.s"
.section .text
.proc simd_sqrt_min_lat_sc#
.align 32
.global simd_sqrt_min_lat_sc#
.align 32
```

```
simd_sqrt_min_lat_sc:
    // &a is in r32
  // &sqrt is in r33 (the address of the square root result)
  // general registers used: r2, r3, r31, r32, r33
  // predicate registers used: p6
// floating-point registers used: f6 to f15, f32, f33
{ .mmb
  alloc r31=ar.pfs,2,0,0,0 // r32, r33
 // load a, the argument, in f6
ldf.fill f6 = [r32]
  nop.b 0;;
}
  // BEGIN LATENCY-OPTIMIZED SIMD SQUARE ROOT, SCALED, VERSION 1
{.mlx
  nop.m 0
 // get positive scale factor (1,2^{24})
movl r15=0x3f8000004b800000
{ .mlx
  // exponent of 1/2 in r3, in advance
  mov r3=0x0fffe
  // 1/2, 1/2
 movl r2 = 0x3f0000003f000000;;
} { .mlx
  nop.m 0
  // get negative scale factor (1,2^{-24})
  movl r14=0x3f80000033800000
} { .mlx
  setf.sig f8=r2 // 1/2, 1/2 in f8
  // 1, 1
  movl r2 = 0x3f8000003f800000;;
} { .mlx
  setf.sig f11=r2 // 1, 1 in f11
  // 3/2, 3/2
  movl r2 = 0x3fc000003fc00000;;
 .mlx
{
  nop.m 0
  // assume negative scale factor (1,1)
  movl r10=0x3f8000003f800000;;
{
 .mmf
  setf.sig f13=r2 // 3/2, 3/2 in f13
  // extract a_high, a_low from f6 into r2
  getf.sig r2 = f6
  // Step (1)
  // y0 = 1 / sqrt (a) in f7
fprsqrta.s0 f7,p6=f6;;
{.mmi
  // unpack a_low into f14
  setf.s f14 = r2
  nop.m 0
  // extract a_low exponent
  extr.u r8=r2,23,8;;
}
{ .mfi
  mov rll=rl0
  // Step (2)
  // S0 = a * y0 in f10
  (p6) fpma.s1 f10=f6,f7,f0
  // set p7 if a_low needs scaling, else set p8
  // extract a_high exponent
  extr.u r9=r2,55,8
} { .mfi
  nop.m 0
  // Step (3)
```

IA-64 Processors

```
// H0 = 0.5 * y0 in f9
  (p6) fpma.s1 f9=f8,f7,f0
  cmp.gt.unc p7,p8=0x30,r8;;
{.mmi
  // Set p9 if a_high needs scaling and a_low needs scaling
  // Set p10 if a_high doesn't need scaling and a_low needs scaling
  (p7) cmp.gt.unc p9,p10=0x30,r9
  // Set pll if a_high needs scaling and a_low doesn't need scaling
  // Set pl2 if a_high doesn't need scaling and a_low doesn't need scaling
  (p8) cmp.gt.unc p11,p12=0x30,r9
  // shift right a_high in r2 (in advance)
  shr.u r2 = r2, 0x20;;
{.mlx
 nop.m 0
  // get negative scale factor (2^{-24}, 2^{-24})
  (p9) movl r10=0x3380000033800000
} {.mlx
 nop.m 0
  // get positive scale factor (2^{24}, 2^{24})
 (p9) movl r11=0x4b8000004b800000;;
}
.pred.rel "mutex",p10,p11
{.mlx
  // get negative scale factor (1, 2^{-24})
  (p10) mov r10=r14
  // get negative scale factor (2^{-24}, 1)
  (p11) movl r10=0x338000003f800000
} {.mlx
  // get positive scale factor (1,2<sup>{24</sup>})
  (p10) mov r11=r15
  // get positive scale factor (2^{24}, 1)
 (p11) movl r11=0x4b8000003f800000;;
}
{ .mmf
  // set negative factor, nscale
  setf.sig f32=r10
  // set positive factor, pscale
  setf.sig f33=r11
  // Step (4)
  // d0=0.5-S0*H0
  (p6) fpnma.sl fl2=fl0,f9,f8;;
ĺ
 .mfi
  // unpack in advance a_high in f15
  setf.s f15 = r2
  // Step (5)
  // H1=H0+d0*H0
  (p6) fpma.s1 f9=f12,f9,f9
 nop.i 0
} { .mfi
 nop.m 0
  // Step (6)
  // S1=S0+d0*S0
  (p6) fpma.s1 f10=f12,f10,f10
 nop.i 0;;
} {.mfi
 nop.m 0
  // Scaling step (7)
  // a_p=a*pscale
  (p6) fpma.sl f6=f6,f33,f0
 nop.i 0
} {.mfi
 nop.m 0
  // Scaling step (8)
  // S1_p=S1*pscale
 (p6) fpma.s1 f11=f10,f33,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (9)
```

int_el

```
// d1=0.5-S1*H1
  (p6) fpnma.s1 f12=f9,f10,f8
  nop.i 0
} { .mfi
  nop.m 0
  // Scaling step (10)
// H1_n=H1*nscale
  (p6) fpma.sl f8=f9,f32,f0
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (11)
  // e1_p=a_p-S1*S1_p
  (p6) fpnma.sl f13=f10,f11,f6
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (12)
// S2_p=S1_p+e1_p*H1
  (p6) fpma.s1 f11=f9,f13,f11
  nop.i 0
} {.mfi
  nop.m 0
  // Step (13)
// S2=S1+e1_p*H1_n
  (p6) fpma.s1 f10=f13,f8,f10
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (14)
  // H2_n=H1_n+d1*H1_n
  (p6) fpma.s1 f9=f8,f12,f8
  nop.i 0
} { .mfi
    // +1/2 in f12
  setf.exp fl2 = r3
  // Step (15)
  // e2_p=a_p-S2*S2_p
  (p6) fpnma.sl fl3=fl0,fl1,f6
  nop.i 0;;
} { .mfb
// +1/2 in f11
  setf.exp fll = r3
  // Step (16)
// S=S2+e2_p*H2_n
  (p6) fpma.s0 f7=f9,f13,f10
  // jump over the unpacked computation if (p6) was 1
  (p6) br.cond.dptk done;;
} { .mfi
  // Apply single precision square root for the low and high parts
  // perform two square roots on unpacked operands; if any of the two halves // of the result in f7 is +0, -0, +Inf, -Inf, or NaN, then calling frsqrta
  // is superfluous; instead of performing this check, just invoke
  // frsqrta and get the result again
  nop.m 0
  // Step (1)
  // y0 = 1/sqrt(a) in f7
  frsqrta.s0 f7,p7=f14
  nop.i 0
} { .mfi
  nop.m 0
  // Step (1)
  // y0 = 1/sqrt(a) in f6
  frsqrta.s0 f6,p8=f15
  nop.i 0;;
} { .mfi
  nop.m 0
  // normalize a_low in f14
fnorm.s1 f14 = f14
  nop.i 0
} { .mfi
```

IA-64 Processors

```
nop.m 0
  // normalize a_high in f15
  fnorm.sl f15 = f15
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (2)
  // H0 = 1/2 * y0 in f9
  (p7) fma.s1 f9=f11,f7,f0
  nop.i 0
} { .mfi
  nop.m 0
  // Step (3)
// S0 = a * y0 in f7
  (p7) fma.s1 f7=f14,f7,f0
  nop.i 0
} { .mfi
  nop.m 0
  // Step (2)
  // H0 = 1/2 * y0 in f13
  (p8) fma.s1 f13=f12,f6,f0
  nop.i 0
} { .mfi
  nop.m 0
  // Step (3)
  // S0 = a * y0 in f6
(p8) fma.s1 f6=f15,f6,f0
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (4)
// d = 1/2 - S0 * H0 in f10
  (p7) fnma.s1 f10=f7,f9,f11
  nop.i 0
} { .mfi
  nop.m 0
  // Step (0'')
// 3/2 = 1 + 1/2 in f11
  (p7) fma.sl fll=fll,fl,fl
  nop.i 0
} { .mfi
  nop.m 0
  // Step (4)
// d = 1/2 - S0 * H0 in f32
(p8) fnma.sl f32=f6,f13,f12
  nop.i 0
} { .mfi
nop.m 0
  // Step (0'')
// 3/2 = 1 + 1/2 in f12
  (p8) fma.s1 f12=f12,f1,f1
nop.i 0;;
} { .mfi
  nop.m 0
  // Step (5)
  // e = 1 + 3/2 * d in f11
  (p7) fma.s1 f11=f11,f10,f1
  nop.i 0
} { .mfi
  nop.m 0
  // Step (6)
  // T0 = d * S0 in f8
  (p7) fma.s1 f8=f10,f7,f0
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (5)
// e = 1 + 3/2 * d in f12
  (p8) fma.s1 f12=f12,f32,f1
  nop.i 0
} { .mfi
  nop.m 0
  // Step (6)
```

intel

```
// T0 = d * S0 in f33
  (p8) fma.s1 f33=f32,f6,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (7)
// G0 = d * H0 in f10
  (p7) fma.s1 f10=f10,f9,f0
  nop.i 0
} { .mfi
  nop.m 0
  // Step (7)
  // G0 = d * H0 in f32
  (p8) fma.s1 f32=f32,f13,f0
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
// S1 = S0 + e * T0 in f7
  (p7) fma.s.s1 f7=f11,f8,f7
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
// S1 = S0 + e * T0 in f6
  (p8) fma.s.sl f6=f12,f33,f6
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (9)
  // H1 = H0 + e * G0 in f11
(p7) fma.s1 f11=f11,f10,f9
 nop.i 0
} { .mfi
 nop.m 0
  // Step (9)
  // H1 = H0 + e * G0 in f12
  (p8) fma.s1 f12=f12,f32,f13
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (10)
  // d1 = a - S1 * S1 in f9
  (p7) fnma.s1 f9=f7,f7,f14
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (10)
  // d1 = a - S1 * S1 in f13
  (p8) fnma.s1 f13=f6,f6,f15
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (11)
  // S = S1 + d1 * H1 in f7
  (p7) fma.s.s0 f7=f9,f11,f7
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (11)
// S = S1 + d1 * H1 in f6
  (p8) fma.s.s0 f6=f13,f12,f6
  nop.i 0;;
} { .mfi
 nop.m 0
  // pack res_low from f6 and res_high from f7 into f7
  fpack f7 = f6, f7
 nop.i 0;;
}
  // END LATENCY-OPTIMIZED SIMD SQUARE ROOT, SCALED, VERSION 1
done:
```

```
{ .mmb
 nop.m 0
  // store result
 stf.spill [r33]=f7
  // return
 br.ret.sptk b0;;
}
.endp simd_sqrt_min_lat_sc
Sample test driver:
#include<stdio.h>
typedef struct
      unsigned int W[4];
 _FP128;
void simd_sqrt_min_lat_sc(_FP128*,_FP128*);
void run_test(unsigned int ia3, unsigned int ia2, unsigned int ia1, unsigned int ia0,
                unsigned int iq3, unsigned int iq2, unsigned int iq1, unsigned int iq0)
ł
  _FP128 a,q;
 a.W[0]=ia0; a.W[1]=ia1; a.W[2]=ia2; a.W[3]=ia3;
 q.W[0]=q.W[1]=q.W[2]=q.W[3]=0;
  simd_sqrt_min_lat_sc(&a,&q);
 printf("\nArgument: %081x%081x\nResult: %081x%081x\n",
 ia2,ia1,ia0,iq2,iq1,iq0);
if(iq0==q.W[0] && iq1==q.W[1] && iq2==q.W[2] && iq3==q.W[3]) printf("Passed\n");
 else printf("Failed (%081x%081x)\n",q.W[1],q.W[0]);
}
void main()
{
  /* sqrt(1)=1, sqrt(4)=2 */
 run_test(0,0x1003e,0x3f800000,0x40800000,0,0x1003e,0x3f800000,0x40000000);
  /* sqrt(Infinity)=Infinity, sqrt(-0)=-0 */
 run_test(0,0x1003e,0x7f800000,0x80000000,0,0x1003e,0x7f800000,0x8000000);
  /* sqrt(2.25)=1.5, sqrt(0)=0 */
 run_test(0,0x1003e,0x40100000,0x00000000,0,0x1003e,0x3fc00000,0x00000000);
}
```

3.7.

IA-64 Processors

Parallel (SIMD) Single Precision Floating-Point Square Root, Latency-Optimized, Version 2

A slightly faster version of the SIMD algorithm shown above eliminates the scaling steps, but does not guarantee a correct setting of the Denormal status flag in the last computation step (this flag might be incorrectly set for some corner cases). Only the parallel single precision square root algorithm is described below, but the assembly code provided also unpacks the input values when necessary, computes the results separately, and packs them together.

rn is the IEEE round-to-nearest mode, and *rnd* is any IEEE rounding mode. All of the symbols used are packed single precision numbers. Each parallel step is performed in single precision.

(1) $y_0 = (1 / \sqrt{a}) \cdot (1 + \varepsilon_0), \varepsilon_0 < 2^{-8.831}$	table lookup
$(2) S_0 = (\mathbf{a} \cdot \mathbf{y}_0)_m$	single precision
(3) $H_0 = (0.5 \cdot y_0)_{rn}$	single precision
(4) $d_0 = (0.5 - S_0 * H_0)_m$	single precision
(5) $H_1 = (H_0 + d_0 * H_0)_{rn}$	single precision
(6) $S_1 = (S_0 + d_0 * S_0)_{rn}$	single precision
(7) $d_1 = (0.5 - S_1 * H_1)_m$	single precision
(8) $e_1 = (a - S_1 * S_1)_m$	single precision
(9) $S_2 = (S_1 + e_1 * H_1)_m$	single precision
$(10) H_2 = (H_1 + d_1 * H_1)_m$	single precision
(11) $e_2 = (a - S_2 * S_2)_m$	single precision
(12) $S = (S_2 + e_2 * H_2)_{rnd}$	single precision

The assembly language implementation:

```
.file "simd_sqrt_min_lat.s"
  .section .text
  .proc simd_sqrt_min_lat#
  .align 32
  .global simd_sqrt_min_lat#
  .align 32
simd_sqrt_min_lat:
  // &a is in r32
  // &sqrt is in r33 (the address of the square root result)
  // general registers used: r2, r3, r10, r11, r31, r32, r33
  // predicate registers used: p6
  // floating-point registers used: f6 to f15, f32, f33
{ .mmb
 alloc r31=ar.pfs,2,0,0,0 // r32, r33 // load a, the argument, in f6
 ldf.fill f6 = [r32]
 nop.b 0;;
} { .mlx
  // BEGIN LATENCY-OPTIMIZED SIMD SQUARE ROOT, VERSION 2
  // exponent of 1/2 in r3, in advance
 mov r3=0x0fffe
  // 1/2, 1/2
 movl r2 = 0x3f000003f000000;;
} { .mlx
  setf.sig f8=r2 // 1/2, 1/2 in f8
  // 1, 1
 movl r2 = 0x3f8000003f800000;;
} { .mlx
 setf.sig fl1=r2 // 1, 1 in fl1
```

IA-64 Processors

```
// 3/2, 3/2
 movl r2 = 0x3fc000003fc00000;;
} { .mfi
nop.m 0
  // Step (1)
  // y0 = 1 / sqrt (a) in f7
  fprsqrta.s0 f7,p6=f6
 nop.i 0;;
} { .mfi
  setf.sig f13=r2 // 3/2, 3/2 in f13
  // Step (2)
  // S0 = a * y0 in f10
(p6) fpma.s1 f10=f6,f7,f0
 nop.i 0
} { .mfi
    // extract a_high, a_low from f6 into r2
  getf.sig r2 = f6
  // Step (3)
// H0 = 0.5 * y0 in f9
  (p6) fpma.s1 f9=f8,f7,f0
 nop.i 0;;
} { .mmi
 nop.m 0;;
  // unpack a_low into f14
  setf.s f14 = r2
 // shift right a_high in r2 (in advance)
shr.u r2 = r2, 0x20;;
} { .mfi
  nop.m 0
  // Step (4)
  // d0=0.5-S0*H0
  (p6) fpnma.s1 f12=f10,f9,f8
 nop.i 0;;
} { .mfi
    // unpack in advance a_high in f15
  setf.s f15 = r2
  nop.f 0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (5)
  // H1=H0+d0*H0
  (p6) fpma.s1 f9=f12,f9,f9
 nop.i 0
} { .mfi
  nop.m 0
  // Step (6)
  // S1=S0+d0*S0
  (p6) fpma.sl f10=f12,f10,f10
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (7)
  // d1=0.5-S1*H1
  (p6) fpnma.sl f12=f9,f10,f8
 nop.i 0
} { .mfi
 nop.m 0
  // Step (8)
  // e1=a-S1*S1
  (p6) fpnma.s1 f13=f10,f10,f6
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (9)
// S2=S1+e1*H1
  (p6) fpma.s1 f10=f9,f13,f10
  nop.i 0
} { .mfi
  nop.m 0
  // Step (10)
  // H2=H1+d1*H1
  (p6) fpma.s1 f9=f9,f12,f9
```

```
nop.i 0;;
} { .mfi
// +1/2 in fl1
  setf.exp fll = r3
  // Step (11)
  // e2=a-S2*S2
  (p6) fpnma.s1 f13=f10,f10,f6
 nop.i 0;;
} { .mfb
// +1/2 in f12
  setf.exp fl2 = r3
  // Step (12)
  // S=S2+e2*H2
  (p6) fpma.s0 f7=f9,f13,f10
  // jump over the unpacked computation if (p6) was 1
  (p6) br.cond.dptk done;;
} { .mfi
  \ensuremath{{//}} Apply single precision square root for the low and high parts
  // perform two square roots on unpacked operands; if any of the two halves
  // of the result in f7 is +0, -0, +Inf, -Inf, or NaN, then calling frsqrta
// is superfluous; instead of performing this check, just invoke
  // frsqrta and get the result again
  nop.m 0
  // Step (1)
// y0 = 1/sqrt(a) in f7
  frsqrta.s0 f7,p7=f14
  nop.i 0
} { .mfi
 nop.m 0
  // Step (1)
  // y0 = 1/sqrt(a) in f6
  frsqrta.s0 f6,p8=f15
 nop.i 0;;
} { .mfi
  nop.m 0
  // normalize a_low in f14
 fnorm.sl fl4 = \overline{f}14
 nop.i 0
} { .mfi
  nop.m 0
  // normalize a_high in f15
 fnorm.sl f15 = f15
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (2)
  // H0 = 1/2 * y0 in f9
  (p7) fma.s1 f9=f11,f7,f0
 nop.i 0
} { .mfi
nop.m 0
  // Step (3)
  // S0 = a * y0 in f7
  (p7) fma.sl f7=f14,f7,f0
  nop.i 0
} { .mfi
  nop.m 0
  // Step (2)
// H0 = 1/2 * y0 in f13
  (p8) fma.s1 f13=f12,f6,f0
  nop.i 0
} { .mfi
  nop.m 0
  // Step (3)
  // S0 = a * y0 in f6
  (p8) fma.sl f6=f15,f6,f0
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (4)
  // d = 1/2 - S0 * H0 in f10
```

IA-64 Processors

```
(p7) fnma.s1 f10=f7,f9,f11
 nop.i 0
} { .mfi
nop.m 0
  // Step (0'')
  //3/2 = 1 + 1/2 in fl1
  (p7) fma.s1 f11=f11,f1,f1
 nop.i 0
} { .mfi
 nop.m 0
  // Step (4)
  // d = 1/2 - S0 * H0 in f32
  (p8) fnma.s1 f32=f6,f13,f12
 nop.i 0
} { .mfi
 nop.m 0
  // Step (0'')
  // 3/2 = 1 + 1/2 in f12
(p8) fma.s1 f12=f12,f1,f1
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (5)
  // e = 1 + 3/2 * d in f11
  (p7) fma.s1 f11=f11,f10,f1
 nop.i 0
} { .mfi
 nop.m 0
  // Step (6)
  // T0 = d * S0 in f8
  (p7) fma.sl f8=f10,f7,f0
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (5)
// e = 1 + 3/2 * d in f12
  (p8) fma.s1 f12=f12,f32,f1
 nop.i 0
} { .mfi
 nop.m 0
  // Step (6)
  // T0 = d * S0 in f33
  (p8) fma.sl f33=f32,f6,f0
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (7)
  // G0 = d * H0 in f10
  (p7) fma.sl f10=f10,f9,f0
 nop.i 0
} { .mfi
 nop.m 0
  // Step (7)
  // G0 = d * H0 in f32
  (p8) fma.s1 f32=f32,f13,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
  // S1 = S0 + e * T0 in f7
  (p7) fma.s.sl f7=f11,f8,f7
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (8)
// S1 = S0 + e * T0 in f6
  (p8) fma.s.sl f6=f12,f33,f6
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (9)
  // H1 = H0 + e * G0 in f11
  (p7) fma.s1 f11=f11,f10,f9
```

```
nop.i 0
} { .mfi
 nop.m 0
 // Step (9)
  // H1 = H0 + e * G0 in f12
  (p8) fma.s1 f12=f12,f32,f13
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (10)
  // d1 = a - S1 * S1 in f9
 (p7) fnma.s1 f9=f7,f7,f14
 nop.i 0;;
} { .mfi
 nop.m 0
 // Step (10)
// dl = a - Sl * Sl in fl3
 (p8) fnma.s1 f13=f6,f6,f15
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (11)
  // S = S1 + d1 * H1 in f7
  (p7) fma.s.s0 f7=f9,f11,f7
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (11)
  // S = S1 + d1 * H1 in f6
 (p8) fma.s.s0 f6=f13,f12,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // pack res_low from f6 and res_high from f7 into f7
 fpack f7 = f6, f7
 nop.i 0;;
}
  // END LATENCY-OPTIMIZED SIMD SQUARE ROOT, VERSION 2
done:
{ .mmb
 nop.m 0
  // store result
  stf.spill [r33]=f7
  // return
 br.ret.sptk b0;;
}
  .endp simd_sqrt_min_lat
Sample test driver:
#include<stdio.h>
typedef struct
ł
      unsigned int W[4];
} _FP128;
void simd_sqrt_min_lat(_FP128*,_FP128*);
void run_test(unsigned int ia3, unsigned int ia2, unsigned int ia1, unsigned int ia0,
              unsigned int iq3, unsigned int iq2, unsigned int iq1, unsigned int iq0)
{
  _FP128 a,q;
```

a.W[0]=ia0; a.W[1]=ia1;

simd_sqrt_min_lat(&a,&q);

q.W[0]=q.W[1]=q.W[2]=q.W[3]=0;

```
a.W[2]=ia2; a.W[3]=ia3;
```



3.8. Parallel (SIMD) Single Precision Floating-Point Square Root, Throughput-Optimized

For certain input values (see Section 3.9 for the exact Software Assistance conditions), the square root of a single precision number cannot be computed correctly by a SIMD sequence. In such situations, the **fprsqrta** instruction clears the output predicate and the two latency-optimized code sequences presented above unpack the input values, perform two interleaved single precision square root operations, and pack the results at the end. Such sequences that branch and apply an alternate algorithm when certain conditions occur, cannot be software-pipelined efficiently. Better performance is obtained by software-pipelining a sequence that unpacks the arguments, performs two scalar single precision square root operations, and packs the results for all input values.

3.9. Software Assistance (SWA) Conditions for Floating-Point Square Root

3.9.1. Property 2

Let *a* be a floating-point number with an N_{in} -bit significand, and an M_{in} -bit exponent (limited exponent range), as described by the IEEE-754 Standard for Binary Floating-Point Arithmetic. Let *N* be the size of the significand and *M* the size of the exponent, in number of bits, corresponding to an intermediate computation step in the square root algorithms described.

The exact values of N_{in} , M_{in} , N, and M are specified explicitly or implicitly for each algorithm. For the scalar single, double and double-extended precision algorithms, M=17 for all the intermediate steps, and for the SIMD square root algorithms, M=8. The value of N is specified by the precision of the computation step.

intel

Then, $e_{\min,in} = -2^{M_{in}-1} + 2$ and $e_{\max,in} = 2^{M_{in}-1} - 1$ are the minimum and maximum values of the exponents allowed for floating-point numbers on input, and $e_{\min} = -2^{M_{in}-1} + 2$ and $e_{\max} = 2^{M_{in}-1} - 1$ are the minimum and maximum values of the exponents allowed for floating-point numbers in any intermediate computation step.

Let the normalized value of *a* be $a = \sigma_a \cdot s_a \cdot 2^{e_a}$, with $\sigma_a = \pm 1$, $1 \le s_a < 2$, s_a representable using N_{in} bits, and

$$e_a \in \mathbb{Z}$$
, $e_{\min,in} - N_{in} + 1 \le e_a \le e_{\max,in}$. In addition, if $e_a < e_{\min,in}$ and $k = e_{\min,in} - e_a$, then
 $(2^{N_{in}-1} \cdot s_a) \equiv 0 \pmod{2^k}$ (which allows for denormal values of *a*).

An *fma* operation for floating-point numbers with *N*-bit significands and *M*-bit exponents is assumed available, that preserves the $2 \cdot N$ bits of the product before the summation, and only incurs one rounding error.

Then, the following statements hold:

(a) The scalar algorithms described for calculating $(\sqrt{a})_{rnd}$ with any IEEE rounding mode *rnd* in single and double precision, do not cause in any computational step overflow, underflow, or loss of precision.

(b) The SIMD algorithms described for calculating $(\sqrt{a})_{md}$ in any IEEE rounding mode *rnd*, do not cause in any computational step overflow, underflow, or loss of precision, if:

 $e_a \ge e_{min} + N$ (calculations of type *a*-*S*·*S* will not be affected by loss of precision)

(where $N_{in} = N = 24$).

(c) The double-extended precision algorithm described for calculating $(\sqrt{a})_{md}$ with any IEEE rounding mode *rnd*, does not cause in any computational step overflow, underflow, or loss of precision, if the input values are representable in double-extended precision format ($N_{in} = 64$, and $M_{in} = 15$).

(d) The same algorithm does not cause in any computational step overflow, underflow, or loss of precision for input values in floating-point register format (82-bit floating-point numbers, with $N_{in} = 64$, and $M_{in} = 17$), if:

 $e_a \ge e_{min} + N$ (calculations of type $a - S \cdot S$ will not be affected by loss of precision)

(where $N_{in} = N = 64$).

Note: The Itanium processor hardware will ask for Software Assistance (SWA) or otherwise indicate by clearing the output predicate of the reciprocal square root approximation instruction, that it cannot provide the correctly rounded result of the square root operation, whenever the condition in Property 2 is not satisfied, i.e. for the SIMD square root algorithms, or for the double-extended square root algorithm, when the input value *a* is in floating-point register file format (82-bit floating-point number). The SWA condition is:

 $e_a \le e_{min} + N-1$

where $N_{in} = N = 24$ and $M_{in} = M = 8$ for SIMD algorithms, and $N_{in} = N = 64$ and $M_{in} = M = 17$ for the double-extended precision and floating-point register format square root algorithm with floating-point register format input values.



4.

Integer Divide and Remainder Algorithms for the IA-64 Architecture

Several algorithms are presented in this category: signed/unsigned divide, and signed/unsigned remainder for each of the four integer formats (8-bit, 16-bit, 32-bit, 64-bit), latency-optimized, and throughput-optimized. The integer divide and remainder algorithms based on floating-point operations are discussed in more detail and proven correct in [6].

4.1. Signed 8-bit Integer Divide, Latency-Optimized

This algorithm computes $q = \left| \frac{a}{b} \right|$, where *a* and *b* are 8-bit signed integers, by iterative subtraction.

Because only a few iterations are needed for this small integer size, this alternative is faster than the one based on floating-point computations, which requires transfers between the integer and floating-point register sets, conversions to floating-point format, and final truncation of the quotient. This implementation computes one bit of the quotient per iteration: the absolute values of the dividend (partial remainder) and the divisor (*b*) are compared in the first iteration cycle; based on the result of the comparison, the new quotient bit is set in the second iteration cycle, and the partial remainder is updated if the quotient bit is 1. The sign is computed separately and set at the end. Better latency can be obtained by unrolling the loop (which eliminates the 11 cycle misprediction penalty for the final branch).

The assembly language implementation:

```
.file "int8_div_min_lat.s"
.section .text
// 8-bit signed integer divide
.proc int8_div_min_lat#
.align 32
.global int8_div_min_lat#
.align 32
int8_div_min_lat:
{ .mib
 alloc r31=ar.pfs,3,0,0,0
  // r8=quotient
 // r32=a, r33=b
  sxt1 r32=r32
 nop.b 0
} {.mib
  mov r8=0 // initialize quotient
 sxt1 r33=r33
 nop.b 0;;
} {.mii
  cmp.lt.unc p6,p0=r32,r0
  cmp.lt.unc p7,p0=r33,r0
 xor r34=r32,r33;;
} {.mii
   // if negative, get 2's complement
  (p6) sub r32=r0,r32
```

```
(p7) sub r33=r0,r33
  // set p8 if quotient is negative
  cmp.lt.unc p8,p0=r34,r0;;
} {.mib
  // initialize counter
 mov r34=6
 // shift b
 shl r33=r33,6
 nop.b 0;;
}
loop:
{ .mib
 cmp.ge.unc p6,p0=r32,r33
  cmp.ne.unc p7,p0=r34,r0
 nop.b 0
} {.mib
 sub r34=r34,r0,1
 add r8=r8,r8
 nop.b 0;;
} {.mib
  (p6) sub r32=r32,r33
  shr r33=r33,1
 nop.b 0
} {.mfb
  (p6) add r8=1,r8
 nop.f 0
  (p7) br.cond.dptk loop;;
}
{ .mmb
  // if negative, take 2's complement
 (p8) sub r8=r0,r8
 nop.m 0
 br.ret.sptk b0;;
}
.endp int8_div_min_lat
Sample test driver:
#include<stdio.h>
char int8_div_min_lat(char,char);
void run_test(char ia, char ib, char iq)
char q;
 q= int8_div_min_lat(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nQuotient: %x\n",ia,ib,iq);
 if(iq==q) printf("Passed\n");
 else printf("Failed (%x)\n",q);
}
void main()
  /* -7/3=-2 */
 run_test(-7,3,-2);
  /* -1/3=0 */
 run_test(-1,3,0);
  /* 64/32=2 */
 run_test(64,32,2);
```



}

4.2. Signed 8-bit Integer Divide, Throughput-Optimized

The following algorithm calculates $q = \left| \frac{a}{b} \right|$, where a and b are 8-bit signed integers. *rn* is the IEEE

round-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

table lookup

82-bit floating-point register format precision

82-bit floating-point register format precision

floating-point to signed integer conversion (RZ mode)

- (0) $a' = (a + a \cdot 2^{-8})_{rn}$
- (1) $y_0 = 1 / b \cdot (1 + \epsilon_0), |\epsilon_0| < 2^{-8.886}$
- (2) $q_0 = (a' \cdot y_0)_{rn}$
- (3) $q = trunc (q_0)$

The assembly language implementation:

```
.file "int8_div_max_thr.s"
.section .text
// 8-bit signed integer divide
.proc int8_div_max_thr#
.align 32
.global int8_div_max_thr#
.align 32
int8_div_max_thr:
{ .mmi
  alloc r31=ar.pfs,2,0,0,0
  nop.m 0
 nop.i 0;;
} { .mii
  nop.m 0
  // 8-BIT SIGNED INTEGER DIVIDE BEGINS HERE
  // general register used:
// r32 - 8-bit signed integer dividend
// r33 - 8-bit signed integer divisor
       r8 - 8-bit signed integer result
r2 - scratch register
  11
  11
  // floating-point registers used: f6, f7, f8, f9
  // predicate registers used: p6
  sxt1 r32=r32
  sxt1 r33=r33;;
} { .mmb
  setf.sig f6=r32
  setf.sig f7=r33
 nop.b 0
} { .mlx
  nop.m 0
  // load 1+2^(-8)
  movl r2=0x3f808000;;
} { .mmi
   // 1+2^(-8) in f8
  setf.s f8=r2
  nop.m 0
  nop.i 0;;
} { .mfi
```
```
nop.m 0
  fcvt.xf f6=f6
 nop.i 0
} { .mfi
 nop.m 0
  fcvt.xf f7=f7
 nop.i 0;;
} { .mfi
 nop.m 0
  //(0) a' = a * (1 + 2^{(-8)}) in f8
  fma.s1 f8=f6,f8,f0
 nop.i 0
} { .mfi
 nop.m 0
  // (1) y0
  frcpa.sl f9,p6=f6,f7
 nop.i 0;;
} { .mfi
  nop.m 0
  // (2) q0 = a' * y0
  (p6) fma.sl f9=f8,f9,f0
 nop.i 0;;
} { .mfb
  nop.m 0
  // (3) q = trunc (q0)
  fcvt.fx.trunc.sl f6=f9
 nop.b 0;;
} { .mmi
    // quotient will be in the least significant 8 bits of r8 (if b != 0)
 getf.sig r8=f6
 nop.m 0
 nop.i 0;;
}
  // 8-BIT SIGNED INTEGER DIVIDE ENDS HERE
{ .mmb
 nop.m 0
  nop.m 0
 br.ret.sptk b0;;
}
.endp int8_div_max_thr
Sample test driver:
#include<stdio.h>
char int8_div_max_thr(char,char);
void run_test(char ia, char ib, char iq)
char q;
  q=int8_div_max_thr(ia,ib);
  printf("\nNumerator: %x\nDenominator: %x\nQuotient: %x\n",ia,ib,iq);
 if(iq==q) printf("Passed\n");
else printf("Failed (%x)\n",q);
}
void main()
{
  /* -7/3=-2 */
 run_test(-7,3,-2);
```



```
/* -1/3=0 */
run_test(-1,3,0);
/* 64/32=2 */
run_test(64,32,2);
}
```

4.3. Unsigned 8-bit Integer Divide, Latency-Optimized

The following algorithm uses iterative subtraction to calculate the quotient of two unsigned 8-bit integers, *a* and *b*. Each iteration computes one quotient bit.

```
.file "uint8_div_min_lat.s"
.section .text
// 8-bit unsigned integer divide
.proc uint8_div_min_lat#
.align 32
.global uint8_div_min_lat#
.align 32
uint8_div_min_lat:
{ .mib
 alloc r31=ar.pfs,3,0,0,0
 // r8=quotient
// r32=a, r33=b
 shl r33=r33,7
 nop.b 0
}{.mib
 mov r34=7 //counter
 mov r8=0
 nop.b 0;;
}
loop:
{ .mib
  cmp.ge.unc p6,p0=r32,r33
 cmp.ne.unc p7,p0=r34,r0
 nop.b 0
}{.mib
  sub r34=r34,r0,1
 add r8=r8,r8
 nop.b 0;;
}{.mib
  (p6) sub r32=r32,r33
  shr r33=r33,1
 nop.b 0
}{.mfb
  (p6) add r8=1,r8
 nop.f 0
  (p7) br.cond.dptk loop;;
}
{ .mmb
 nop.m 0
 nop.m 0
 br.ret.sptk b0;;
}
.endp uint8_div_min_lat
```

Sample test driver:

```
#include<stdio.h>
unsigned char uint8_div_min_lat(unsigned char, unsigned char);
void run_test(unsigned char ia,unsigned char ib,unsigned char iq)
unsigned char q;
 q=uint8_div_min_lat(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nQuotient: %x\n",ia,ib,iq);
 if(iq==q) printf("Passed\n");
 else printf("Failed (%x)\n",q);
}
void main()
  /* 7/3=2 */
 run_test(7,3,2);
  /* 1/3=0 */
 run_test(1,3,0);
  /* 64/32=2 */
 run_test(64,32,2);
}
```

4.4. Unsigned 8-bit Integer Divide, Throughput-Optimized

An algorithm very similar to the one shown in Section 4.2 calculates $q = \left\lfloor \frac{a}{b} \right\rfloor$, where *a* and *b* are 8-bit

unsigned integers. The only significant differences are the format conversions (before starting the computation, the arguments are zero-extended to 64 bits, rather than sign-extended). *rn* is the IEEE round-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

- (0) $a' = (a + a \cdot 2^{-8})_{rn}$
- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- (2) $q_0 = (a' \cdot y_0)_{rn}$
- (3) q =trunc (q₀)

- 82-bit floating-point register format precision
- table lookup
 - 82-bit floating-point register format precision
 - floating-point to unsigned integer conversion (RZ mode)

```
.file "uint8_div_max_thr.s"
.section .text
// 8-bit unsigned integer divide
.proc uint8_div_max_thr#
.align 32
.global uint8_div_max_thr#
.align 32
```

IA-64 Processors

```
uint8_div_max_thr:
{ .mmi
  alloc r31=ar.pfs,2,0,0,0
  nop.m O
  nop.i 0;;
} { .mii
   nop.m 0
  // 8-BIT UNSIGNED INTEGER DIVIDE BEGINS HERE
  // general register used:
        r32 - 8-bit unsigned integer dividend
r33 - 8-bit unsigned integer divisor
  11
  11
  11
        r8 - 8-bit unsigned integer result
  11
        r2 - scratch register
  // floating-point registers used: f6, f7, f8, f9
  // predicate registers used: p6
  zxt1 r32=r32
  zxt1 r33=r33;;
} { .mmb
  setf.sig f6=r32
  setf.sig f7=r33
  nop.b 0
} { .mlx
  nop.m 0
  // load 1+2^(-8)
  movl r2=0x3f808000;;
} { .mmi
    // 1+2^(-8) in f8
    setf.s f8=r2
  nop.m 0
  nop.i 0;;
} { .mfi
  nop.m 0
  fcvt.xf f6=f6
  nop.i 0
} { .mfi
  nop.m 0
  fcvt.xf f7=f7
  nop.i 0;;
} { .mfi
  nop.m 0
  //(0) a' = a * (1 + 2^{(-8)}) in f8
  fma.s1 f8=f6,f8,f0
  nop.i 0
} { .mfi
  nop.m 0
  // (1) y0
  frcpa.s1 f9,p6=f6,f7
nop.i 0;;
} { .mfi
  nop.m 0
  //(2) q0 = a' * y0
  (p6) fma.s1 f9=f8,f9,f0
  nop.i 0;;
} { .mfb
  nop.m 0
  // (3) q = trunc(q0)
  fcvt.fxu.trunc.sl f6=f9
  nop.b 0;;
} { .mmi
    // quotient will be in the least significant 8 bits of r8 (if b != 0)
  getf.sig r8=f6
  nop.m 0
  nop.i 0;;
}
  // 8-BIT UNSIGNED INTEGER DIVIDE ENDS HERE
{ .mmb
  nop.m 0
```

```
intel
```

nop.m 0

```
br.ret.sptk b0;;
.endp uint8_div_max_thr
Sample test driver:
#include<stdio.h>
unsigned char uint8_div_max_thr(unsigned char, unsigned char);
void run_test(unsigned char ia,unsigned char ib,unsigned char iq)
unsigned char q;
 q=uint8_div_max_thr(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nQuotient: %x\n",ia,ib,iq);
  if(iq==q) printf("Passed\n");
  else printf("Failed (%x)\n",q);
}
void main()
{
  /* 7/3=2 */
 run_test(7,3,2);
  /* 1/3=0 */
 run_test(1,3,0);
  /* 64/32=2 */
 run_test(64,32,2);
}
```

4.5. Signed 8-bit Integer Remainder, Latency-Optimized

The same iterative algorithm described for signed 8-bit divide can be used to get $r=a \mod b$, where a and b are 8-bit signed integers. After the final iteration, the partial remainder register contains the result (which is 2's complemented if the sign is negative).

```
.file "int8_rem_min_lat.s"
.section .text
// 8-bit signed integer remainder
.proc int8_rem_min_lat#
.align 32
.global int8_rem_min_lat#
.align 32
int8_rem_min_lat:
{ .mib
   alloc r31=ar.pfs,3,0,0,0
   // r8 will hold result
   // r32=a, r33=b
```

IA-64 Processors

```
sxt1 r8=r32
 nop.b 0
} {.mib
 nop.m 0
  sxt1 r33=r33
  nop.b 0;;
} {.mii
  cmp.lt.unc p8,p0=r8,r0
  cmp.lt.unc p7,p0=r33,r0
  xor r34=r32,r33;;
} {.mii
   // if negative, get 2's complement
  (p8) sub r8=r0,r8
(p7) sub r33=r0,r33
 nop.i 0;;
} {.mmi
// initialize counter
 mov r34=6
 nop.m 0
 // shift b
 shl r33=r33,6;;
}
loop:
{ .mii
 cmp.ge.unc p6,p0=r8,r33
 cmp.ne.unc p7,p0=r34,r0
  sub r34=r34,r0,1;;
} {.mib
  (p6) sub r8=r8,r33
  shr r33=r33,1
  (p7) br.cond.dptk loop;;
}
{ .mmb
  // if negative, take 2's complement
  (p8) sub r8=r0,r8
 nop.m 0
 br.ret.sptk b0;;
}
.endp int8_rem_min_lat
Sample test driver:
#include<stdio.h>
char int8_rem_min_lat(char,char);
void run_test(char ia,char ib,char iq)
ł
char q;
 q= int8_rem_min_lat(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nRemainder: %x\n",ia,ib,iq);
 if(iq==q) printf("Passed\n");
  else printf("Failed (%x)\n",q);
}
void main()
{
  /* -7%3=-1 */
 run_test(-7,3,-1);
  /* 1%3=1 */
```

}

```
run_test(1,3,1);
/* -64%32=0 */
run_test(-64,32,0);
```

4.6. Signed 8-bit Integer Remainder, Throughput-Optimized

The following algorithm, based on the signed 8-bit integer divide, calculates $r=a \mod b$, where a and b are 8-bit signed integers. *rn* is the IEEE round-to-nearest mode. $q = \left\lfloor \frac{a}{b} \right\rfloor$, and all other symbols used are

82-bit, floating-point register format numbers. The precision used for each step is shown below.

(0)	$\mathbf{a} := (\mathbf{a} + \mathbf{a} \cdot 2^{-8})_{rn}$	82-bit floating-point register format precision
(1)	$y_0 = 1 / b \cdot (1 + \epsilon_0), \ \epsilon_0 < 2^{-8.886}$	table lookup
(2)	$\mathbf{q}_0 = (\mathbf{a}' \cdot \mathbf{y}_0)_{rn}$	82-bit floating-point register format precision
(3)	$q = trunc (q_0)$	floating-point to signed integer conversion (RZ mode)
(4)	r=a+(-b)·q	integer operation

```
.file "int8_rem_max_thr.s"
.section .text
// 8-bit signed integer divide
.proc int8_rem_max_thr#
.align 32
.global int8_rem_max_thr#
.align 32
int8_rem_max_thr:
{ .mmi
 alloc r31=ar.pfs,2,0,0,0
 nop.m 0
 nop.i 0;;
} { .mii
 nop.m 0
  // 8-BIT SIGNED INTEGER DIVIDE BEGINS HERE
  // general register used:
// r32 - 8-bit signed integer dividend
        r33 - 8-bit signed integer divisor
  11
  // r8 - 8-bit signed integer result
// r2 - scratch register
  // floating-point registers used: f6, f7, f8, f9, f10
  // predicate registers used: p6
  sxt1 r32=r32
 sxt1 r33=r33;;
}
  { .mmb
 setf.sig f10=r32
 setf.sig f7=r33
 nop.b 0
} { .mlx
 nop.m 0
  // load 1+2^(-8)
 movl r2=0x3f808000;;
```

IA-64 Processors

```
} { .mmi
  // 1+2<sup>(-8)</sup> in f8
  setf.s f8=r2
  nop.m 0
  nop.i 0;;
} { .mfi
   // get 2's complement of b
  sub r33=r0,r33
  fcvt.xf f6=f10
  nop.i 0
} { .mfi
nop.m 0
 fcvt.xf f7=f7
nop.i 0;;
} { .mfi
  nop.m 0
  //(0) a' = a * (1 + 2^{(-8)}) in f8
fma.sl f8=f6,f8,f0
  nop.i 0
} { .mfi
  nop.m 0
// (1) y0
  frcpa.s1 f9,p6=f6,f7
  nop.i 0;;
} { .mfi
// get 2's complement of b
  setf.sig f7=r33
// (2) q0 = a' * y0
  (p6) fma.s1 f9=f8,f9,f0
  nop.i 0;;
} { .mfi
  nop.m 0
  // (3) q = trunc(q0)
  fcvt.fx.trunc.s1 f8=f9
  nop.i 0;;
} { .mfi
  nop.m 0
  //(4) r = a + (-b) * q
  xma.l f8=f8,f7,f10
  nop.i 0;;
} { .mmi
    // remainder will be in the least significant 8 bits of r8 (if b != 0)
  getf.sig r8=f8
  nop.m 0
  nop.i 0;;
}
  // 8-BIT SIGNED INTEGER REMAINDER ENDS HERE
 { .mmb
  nop.m 0
  nop.m 0
  br.ret.sptk b0;;
 }
.endp int8_rem_max_thr
```

Sample test driver:

```
#include<stdio.h>
char int8_rem_max_thr(char,char);
void run_test(char ia,char ib,char iq)
{
char q;
    q=int8_rem_max_thr(ia,ib);
```

intel

```
printf("\nNumerator: %x\nDenominator: %x\nRemainder: %x\n",ia,ib,iq);
if(iq==q) printf("Passed\n");
else printf("Failed (%x)\n",q);
}
void main()
{
    /* -7%3=-1 */
    run_test(-7,3,-1);
    /* 1%3=1 */
    run_test(1,3,1);
    /* -64%32=0 */
    run_test(-64,32,0);
}
```

4.7. Unsigned 8-bit Integer Remainder, Latency-Optimized

The same iterative algorithm described for unsigned 8-bit divide can be used to get $r=a \mod b$, where a and b are 8-bit unsigned integers. After the final iteration, the partial remainder register contains the result.

```
.file "uint8_rem_min_lat.s"
.section .text
// 8-bit unsigned integer remainder
.proc uint8_rem_min_lat#
.align 32
.global uint8_rem_min_lat#
.align 32
uint8_rem_min_lat:
{ .mii
 alloc r31=ar.pfs,3,0,0,0
  // r8=quotient
  // r33=b
 shl r33=r33,7
 mov r34=7;; //counter
}
loop:
{ .mii
  cmp.ge.unc p6,p0=r32,r33
  cmp.ne.unc p7,p0=r34,r0
 sub r34=r34,r0,1;;
} {.mib
  (p6) sub r32=r32,r33
  shr r33=r33,1
  (p7) br.cond.dptk loop;;
}
{ .mmb
 mov r8=r32
 nop.m 0
 br.ret.sptk b0;;
}
.endp uint8_rem_min_lat
```



Sample test driver:

```
#include<stdio.h>
unsigned char uint8_rem_min_lat(unsigned char, unsigned char);
void run_test(unsigned char ia, unsigned char ib, unsigned char iq)
unsigned char q;
 q= uint8_rem_min_lat(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nRemainder: %x\n",ia,ib,iq);
 if(iq==q) printf("Passed\n");
else printf("Failed (%x)\n",q);
}
void main()
{
  /* 7%3=1 */
 run_test(7,3,1);
  /* 1%3=1 */
 run_test(1,3,1);
  /* 64%32=0 */
  run_test(64,32,0);
}
```

4.8. Unsigned 8-bit Integer Remainder, Throughput-Optimized

The following algorithm, based on the unsigned 8-bit integer divide, calculates $r=a \mod b$, where a and b are 8-bit unsigned integers. rn is the IEEE round-to-nearest mode. $q = \left| \frac{a}{b} \right|$, and all other symbols used

are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

(0)	$\mathbf{a} = (\mathbf{a} + \mathbf{a} \cdot 2^{-8})_{rn}$	82-bit floating-point register format precision
(1)	$y_0 = 1 / b \cdot (1 + \epsilon_0), \ \epsilon_0 < 2^{-8.886}$	table lookup
(2)	$\mathbf{q}_0 = (\mathbf{a}^{\prime} \cdot \mathbf{y}_0)_{rn}$	82-bit floating-point register format precision
(3)	$q = trunc (q_0)$	floating-point to unsigned integer conversion (RZ mode)
(4)	$r=a+(-b)\cdot q$	integer operation

The assembly language implementation:

.file "uint8_rem_max_thr.s" .section .text

 $\ensuremath{{\prime}}\xspace$ // 8-bit unsigned integer divide

.proc uint8_rem_max_thr# .align 32

```
.global uint8_rem_max_thr#
.align 32
uint8_rem_max_thr:
{ .mmi
 alloc r31=ar.pfs,2,0,0,0
 nop.m 0
 nop.i 0;;
} { .mii
   nop.m 0
  // 8-BIT UNSIGNED INTEGER REMAINDER BEGINS HERE
  // general register used:
        r32 - 8-bit unsigned integer dividend
r33 - 8-bit unsigned integer divisor
  11
  11
      r8 - 8-bit unsigned integer result
r2 - scratch register
  11
  11
  // floating-point registers used: f6, f7, f8, f9, f10
  // predicate registers used: p6
  zxt1 r32=r32
  zxt1 r33=r33;;
} { .mmb
  setf.sig f10=r32
  setf.sig f7=r33
 nop.b 0
} { .mlx
 nop.m 0
  // load 1+2^(-8)
  movl r2=0x3f808000;;
} { .mmi
   // 1+2^(-8) in f8
  setf.s f8=r2
 nop.m 0
  nop.i 0;;
} { .mfi
    // get 2's complement of b
  sub r33=r0,r33
  fcvt.xf f6=f10
 nop.i 0
} { .mfi
 nop.m 0
  fcvt.xf f7=f7
  nop.i 0;;
} { .mfi
 nop.m 0
  //^{-}(0) a'= a * (1 + 2^(-8)) in f8
  fma.s1 f8=f6,f8,f0
 nop.i 0
} { .mfi
nop.m 0
  // (1) y0
  frcpa.sl f9,p6=f6,f7
 nop.i 0;;
} { .mfi
// get 2's complement of b
  setf.sig f7=r33
  //(2) q0 = a' * y0
  (p6) fma.sl f9=f8,f9,f0
 nop.i 0;;
} { .mfi
  nop.m 0
  // (3) q = trunc(q0)
  fcvt.fxu.trunc.sl f8=f9
 nop.i 0;;
}
  { .mfi
 nop.m 0
 //(4) r = a + (-b) * q
xma.l f8=f8,f7,f10
 nop.i 0;;
} { .mmi
```

IA-64 Processors

```
// remainder will be in the least significant 8 bits of r8 (if b != 0)
  getf.sig r8=f8
 nop.m 0
 nop.i 0;;
}
  // 8-BIT UNSIGNED INTEGER REMAINDER ENDS HERE
{ .mmb
 nop.m 0
 nop.m 0
 br.ret.sptk b0;;
}
.endp uint8_rem_max_thr
Sample test driver:
#include<stdio.h>
unsigned char uint8_rem_max_thr(unsigned char, unsigned char);
void run_test(unsigned char ia,unsigned char ib,unsigned char iq)
unsigned char q;
  q=uint8_rem_max_thr(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nRemainder: %x\n",ia,ib,iq);
  if(iq==q) printf("Passed\n");
  else printf("Failed (%x)\n",q);
}
void main()
ł
  /* 7%3=1 */
  run_test(7,3,1);
  /* 1%3=1 */
 run_test(1,3,1);
  /* 64%32=0 */
 run_test(64,32,0);
}
```

4.9. Signed 16-bit Integer Divide, Latency-Optimized

This algorithm computes $q = \left\lfloor \frac{a}{b} \right\rfloor$, where *a* and *b* are 16-bit signed integers, by iterative subtraction.

Because only a few iterations are needed for this small integer size, this alternative is faster than the one based on floating-point computations, which requires transfers between the integer and floating-point register sets, conversions to floating-point format, and final truncation of the quotient. This implementation computes one bit of the quotient per iteration: the absolute values of the dividend (partial remainder) and the divisor (*b*) are compared in the first iteration cycle; based on the result of the comparison, the new quotient bit is set in the second iteration cycle, and the partial remainder is updated if the quotient bit is 1. The sign is computed separately and set at the end. By unrolling the loop, the

branch misprediction penalty (for the final branch) is eliminated, thus improving the latency at the cost of increased code size.

```
.file "int16_div_min_lat.s"
.section .text
// 16-bit signed integer divide
.proc int16_div_min_lat#
.align 32
.global int16_div_min_lat#
.align 32
int16_div_min_lat:
{ .mib
  alloc r31=ar.pfs,3,0,0,0
  // r8=quotient
  // r32=a, r33=b
 sxt2 r32=r32
 nop.b 0
} {.mib
 mov r8=0 // initialize quotient
  sxt2 r33=r33
  nop.b 0;;
} {.mii
  cmp.lt.unc p6,p0=r32,r0
  cmp.lt.unc p7,p0=r33,r0
 xor r34=r32,r33;;
} {.mii
   // if negative, get 2's complement
  (p6) sub r32=r0,r32
  (p7) sub r33=r0,r33
  // set p8 if quotient is negative
  cmp.lt.unc p8,p0=r34,r0;;
} {.mib
  // initialize counter
 mov r34=14
 // shift b
 shl r33=r33,14
 nop.b 0;;
}
loop:
{ .mib
  cmp.ge.unc p6,p0=r32,r33
  cmp.ne.unc p7,p0=r34,r0
 nop.b 0
} {.mib
  sub r34=r34,r0,1
 add r8=r8,r8
 nop.b 0;;
} {.mib
  (p6) sub r32=r32,r33
  shr r33=r33,1
 nop.b 0
} {.mfb
  (p6) add r8=1,r8
 nop.f 0
 (p7) br.cond.dptk loop;;
}
{ .mmb
  // if negative, take 2's complement
  (p8) sub r8=r0,r8
 nop.m 0
 br.ret.sptk b0;;
}
.endp int16_div_min_lat
```

intel

Sample test driver:

```
#include<stdio.h>
short int16_div_min_lat(short,short);
void run_test(short ia, short ib, short iq)
short q;
 q= int16_div_min_lat(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
 if(iq==q) printf("Passed\n");
else printf("Failed (%x)\n",q);
}
void main()
{
  /* -600/30=-20 */
 run_test(-600,30,-20);
  /* 1000/333=3 */
 run_test(1000,333,3);
  /* -2048/512=-4 */
  run_test(-2048, 512, -4);
}
```

4.10. Signed 16-bit Integer Divide, Throughput-Optimized

The following algorithm calculates $q = \left\lfloor \frac{a}{b} \right\rfloor$, where *a* and *b* are 16-bit signed integers. *rn* is the IEEE round-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- $(2) \quad \mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (3) $e_0 = (1+2^{-17} b \cdot y_0)_{rn}$
- (4) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- (5) q=trunc (q_1)

The assembly language implementation:

```
.file "intl6_div_max_thr.s"
.section .text
// 16-bit signed integer divide
.proc int16_div_max_thr#
.align 32
.global int16_div_max_thr#
.align 32
```

table lookup

82-bit floating-point register format precision

- 82-bit floating-point register format precision
- 82-bit floating-point register format precision
- floating-point to signed integer conversion (RZ mode)

intel

```
int16_div_max_thr:
{ .mmi
  alloc r31=ar.pfs,2,0,0,0
  nop.m 0
  nop.i 0;;
} { .mii
   nop.m 0
  // 16-BIT SIGNED INTEGER DIVIDE BEGINS HERE
  // general register used:
        r32 - 16-bit signed integer dividend
r33 - 16-bit signed integer divisor
  11
  11
  11
        r8 - 16-bit signed integer result
        r2 - scratch register
  11
  // floating-point registers used: f6, f7, f8, f9
  // predicate registers used: p6
  sxt2 r32=r32
  sxt2 r33=r33;;
} { .mmi
  setf.sig f6=r32
  setf.sig f7=r33
 nop.i 0
} { .mlx
 nop.m 0
  // load 1+2^(-17)
 movl r2=0x3f800040;;
} { .mfb
   // 1+2^(-17) in f8
  setf.s f8=r2
  fcvt.xf f6=f6
 nop.b 0
} { .mfb
  nop.m 0
  fcvt.xf f7=f7
 nop.b 0;;
} { .mfi
 nop.m 0
 // (1) y0
frcpa.sl f9,p6=f6,f7
 nop.i 0;;
} { .mfi
  nop.m 0
  //(2) q0 = a * y0
  (p6) fma.sl f6=f9,f6,f0
 nop O
} { .mfi
 nop 0
  //(3) = 1+2^{(-17)} - b * y0
  (p6) fnma.s1 f7=f7,f9,f8
 nop 0;;
} { .mfi
 nop 0
  // (4) q1 = q0 + e0 * q0
(p6) fma.s1 f9=f7,f6,f6
 nop 0;;
} { .mfb
nop.m 0
  // (5) q = trunc(q1)
  fcvt.fx.trunc.sl f6=f9
 nop.b 0;;
} { .mmi
    // quotient will be in the least significant 16 bits of r8 (if b != 0)
  getf.sig r8=f6
  nop.m 0
 nop.i 0;;
}
```

// 16-BIT SIGNED INTEGER DIVIDE ENDS HERE

IA-64 Processors

```
{ .mmb
 nop.m 0
 nop.m 0
 br.ret.sptk b0;;
}
.endp int16_div_max_thr
Sample test driver:
#include<stdio.h>
short int16_div_max_thr(short,short);
void run_test(short ia, short ib, short iq)
short q;
 q=int16_div_max_thr(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
  if(iq==q) printf("Passed\n");
  else printf("Failed (%x)\n",q);
}
void main()
{
  /* -600/30=-20 */
 run_test(-600,30,-20);
  /* 1000/333=3 */
 run_test(1000,333,3);
  /* -2048/512=-4 */
 run_test(-2048,512,-4);
}
```

4.11. Unsigned 16-bit Integer Divide, Latency-Optimized

The following algorithm uses iterative subtraction to calculate the quotient of two unsigned 16-bit integers, a and b. Each iteration computes one quotient bit.

```
.file "uintl6_div_min_lat.s"
.section .text
// 16-bit unsigned integer divide
.proc uint16_div_min_lat#
.align 32
.global uint16_div_min_lat#
.align 32
uint16_div_min_lat:
{ .mib
   alloc r31=ar.pfs,3,0,0,0
   // r8=quotient
```

```
// r32=a, r33=b
 shl r33=r33,15
 nop.b 0
} {.mib
 mov r34=15 //counter
 mov r8=0
 nop.b 0;;
}
loop:
{ .mib
 cmp.ge.unc p6,p0=r32,r33
 cmp.ne.unc p7,p0=r34,r0
 nop.b 0
} {.mib
 sub r34=r34,r0,1
 add r8=r8,r8
 nop.b 0;;
} {.mib
  (p6) sub r32=r32,r33
 shr r33=r33,1
 nop.b 0
} {.mfb
  (p6) add r8=1,r8
 nop.f 0
 (p7) br.cond.dptk loop;;
}
{ .mmb
 nop.m 0
 nop.m 0
 br.ret.sptk b0;;
}
```

.endp uint16_div_min_lat

Sample test driver:

```
#include<stdio.h>
unsigned short uint16_div_min_lat(unsigned short,unsigned short);
void run_test(unsigned short ia, unsigned short ib, unsigned short iq)
{
unsigned short q;
 q= uint16_div_min_lat(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
 if(iq==q) printf("Passed\n");
  else printf("Failed (%x)\n",q);
}
void main()
  /* 600/30=20 */
 run_test(600,30,20);
  /* 1000/333=3 */
 run_test(1000,333,3);
  /* 2048/512=4 */
 run_test(2048,512,4);
}
```



4.12. Unsigned 16-bit Integer Divide, Throughput-Optimized

An algorithm very similar to the one shown above calculates $q = \left\lfloor \frac{a}{b} \right\rfloor$, where a and b are 16-bit unsigned

integers. The only significant differences are the format conversions (before starting the computation, the arguments are zero-extended to 64 bits, rather than sign-extended). *rn* is the IEEE round-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

table lookup

82-bit floating-point register format precision

82-bit floating-point register format precision

82-bit floating-point register format precision

floating-point to unsigned integer conversion (RZ mode)

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- (2) $q_0 = (a \cdot y_0)_{rn}$
- (3) $e_0 = (1+2^{-17} b \cdot y_0)_{rn}$
- (4) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- (5) q=trunc (q_1)

```
.file "uint16_div_max_thr.s"
.section .text
// 16-bit unsigned integer divide
.proc uint16_div_max_thr#
.align 32
.global uint16_div_max_thr#
.align 32
uint16_div_max_thr:
{ .mmi
  alloc r31=ar.pfs,2,0,0,0
  nop.m 0
  nop.i 0;;
} { .mii
   nop.m 0
  // 16-BIT UNSIGNED INTEGER DIVIDE BEGINS HERE
  // general register used:
        r32 - 16-bit unsigned integer dividend
  11
        r33 - 16-bit unsigned integer divisor
  11
       r8 - 16-bit unsigned integer result
r2 - scratch register
  11
  //
  // floating-point registers used: f6, f7, f8, f9
  // predicate registers used: p6
  zxt2 r32=r32
  zxt2 r33=r33;;
} { .mmi
  setf.sig f6=r32
  setf.sig f7=r33
  nop.i 0
} { .mlx
  nop.m 0
  // load 1+2^(-17)
  movl r2=0x3f800040;;
  { .mfb
// 1+2^(-17) in f8
  setf.s f8=r2
  fcvt.xf f6=f6
  nop.b 0
} { .mfb
```

```
nop.m 0
 fcvt.xf f7=f7
 nop.b 0;;
} { .mfi
 nop.m 0
  // (1) y0
 frcpa.s1 f9,p6=f6,f7
 nop.i 0;;
} { .mfi
 nop.m 0
  //(2) q0 = a * y0
 (p6) fma.sl f6=f9,f6,f0
 nop 0
} { .mfi
 nop 0
  //(3) = 1+2^{(-17)} - b * y0
  (p6) fnma.s1 f7=f7,f9,f8
 nop 0;;
} { .mfi
 nop 0
 // (4) q1 = q0 + e0 * q0
(p6) fma.s1 f9=f7,f6,f6
 nop 0;;
} { .mfb
 nop.m 0
  // (5) q = trunc(q1)
 fcvt.fxu.trunc.s1 f6=f9
 nop.b 0;;
} { .mmi
    // quotient will be in the least significant 16 bits of r8 (if b != 0)
 getf.sig r8=f6
 nop.m 0
 nop.i 0;;
}
  // 16-BIT UNSIGNED INTEGER DIVIDE ENDS HERE
{ .mmb
 nop.m 0
 nop.m 0
 br.ret.sptk b0;;
}
.endp uint16_div_max_thr
Sample test driver:
#include<stdio.h>
unsigned short uint16_div_max_thr(unsigned short,unsigned short);
void run_test(unsigned short ia, unsigned short ib, unsigned short iq)
unsigned short q;
 q=uint16_div_max_thr(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
  if(iq==q) printf("Passed\n");
  else printf("Failed (%x)\n",q);
}
void main()
{
  /* 600/30=20 */
 run_test(600,30,20);
```

}

```
intel
```

```
/* 1000/333=3 */
run_test(1000,333,3);
/* 2048/512=4 */
run_test(2048,512,4);
```

4.13. Signed 16-bit Integer Remainder, Latency-Optimized

The same iterative algorithm described for signed 16-bit divide can be used to get $r=a \mod b$, where a and b are 16-bit signed integers. After the final iteration, the partial remainder register contains the result (which is 2's complemented if the sign is negative).

```
.file "int16_rem_min_lat.s"
.section .text
// 16-bit signed integer remainder
.proc int16_rem_min_lat#
.align 32
.global int16_rem_min_lat#
.align 32
int16_rem_min_lat:
{ .mib
  alloc r31=ar.pfs,3,0,0,0
  // r32=a, r33=b
  // will return result (the remainder) in r8
 sxt2 r8=r32
 nop.b 0
} {.mib
 nop.m 0
  sxt2 r33=r33
 nop.b 0;;
} {.mii
  cmp.lt.unc p8,p0=r8,r0
  cmp.lt.unc p7,p0=r33,r0
  xor r34=r32,r33;;
} {.mii
   // if negative, get 2's complement
  (p8) sub r8=r0,r8
  (p7) sub r33=r0,r33
  nop.i 0;;
} {.mmi
  // initialize counter
 mov r34=14
 nop.m 0
  // shift b
 shl r33=r33,14;;
}
loop:
{ .mii
  cmp.ge.unc p6,p0=r8,r33
  cmp.ne.unc p7,p0=r34,r0
  sub r34=r34,r0,1;;
} {.mib
  (p6) sub r8=r8,r33
  shr r33=r33,1
  (p7) br.cond.dptk loop;;
}
```

intel

```
{ .mmb
  // if negative, take 2's complement
  (p8) sub r8=r0,r8
  nop.m 0
  br.ret.sptk b0;;
}
```

```
.endp int16_rem_min_lat
```

Sample test driver:

```
#include<stdio.h>
short int16_rem_min_lat(short,short);
void run_test(short ia, short ib, short iq)
short q;
 q=int16_rem_min_lat(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
 if(iq==q) printf("Passed\n");
 else printf("Failed (%x)\n",q);
}
void main()
{
 /* 600%-30=0 */
 run_test(600,-30,0);
  /* -1000%333=-1 */
 run_test(-1000,333,-1);
  /* 2052%512=4 */
 run_test(2052,512,4);
}
```

4.14. Signed 16-bit Integer Remainder, Throughput-Optimized

The following algorithm, based on the signed 16-bit integer divide, calculates $r=a \mod b$, where a and b are 16-bit signed integers. rn is the IEEE round-to-nearest mode. $q = \left\lfloor \frac{a}{b} \right\rfloor$, and all other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below. (1) $y_0 = 1 / b \cdot (1+\varepsilon_0)$, $|\varepsilon_0| < 2^{-8.886}$ table lookup (2) $e_0 = (1+2^{-17} - b \cdot y_0)_m$ 82-bit floating-point register format precision

- $(3) \quad \mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (4) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- (5) q=trunc (q_1)

(6) $r=a+(-b)\cdot q$

82-bit floating-point register format precision floating-point to signed integer conversion (RZ mode) integer operation

82-bit floating-point register format precision

IA-64 Processors

```
.file "int16_rem_max_thr.s"
.section .text
// 16-bit signed integer remainder
.proc int16_rem_max_thr#
.align 32
.global int16_rem_max_thr#
.align 32
int16_rem_max_thr:
{ .mmi
  alloc r31=ar.pfs,2,0,0,0
 nop.m 0
  nop.i 0;;
} { .mii
 nop.m 0
  // 16-BIT SIGNED INTEGER REMAINDER BEGINS HERE
  // general register used:
       r32 - 16-bit signed integer dividend
r33 - 16-bit signed integer divisor
  11
  //
      r8 - 16-bit signed integer result
  11
  11
        r2 - scratch register
  // floating-point registers used: f6, f7, f8, f9, f10
  // predicate registers used: p6
  sxt2 r32=r32
  sxt2 r33=r33;;
} { .mmi
  setf.sig f10=r32
  setf.sig f7=r33
 nop.i 0
} { .mlx
 nop.m 0
  // load 1+2^(-17)
  movl r2=0x3f800040;;
} { .mfb
    // 1+2^(-17) in f8
  setf.s f8=r2
  fcvt.xf f6=f10
 nop.b 0
} { .mfb
  // get 2's complement of {\tt b}
  sub r33=r0,r33
  fcvt.xf f7=f7
 nop.b 0;;
} { .mfi
 nop.m 0
  // (1) y0
  frcpa.sl f9,p6=f6,f7
 nop.i 0;;
} { .mfi
  nop 0
  //(2) = 1+2^{(-17)} - b * y0
  (p6) fnma.s1 f8=f7,f9,f8
 nop O
} { .mfi
  nop.m 0
  // (3) q0 = a * y0
  (p6) fma.sl f9=f9,f6,f0
 nop 0;;
} { .mfi
    // get 2's complement of b
  setf.sig f7=r33
// (4) q1 = e0 * q0 + q0
  (p6) fma.sl f9=f8,f9,f9
 nop 0;;
} { .mfb
```

intel

```
nop.m 0
  // (5) q = trunc(q1)
  fcvt.fx.trunc.sl f8=f9
 nop.b 0;;
} { .mfi
 nop.m 0
  //(6) r = a + (-b) * q
 xma.l f8=f8,f7,f10
 nop.i 0;;
} { .mmi
    // remainder will be in the least significant 16 bits of r8 (if b != 0)
 getf.sig r8=f8
 nop.m 0
 nop.i 0;;
}
  // 16-BIT SIGNED INTEGER REMAINDER ENDS HERE
{ .mmb
 nop.m 0
 nop.m 0
 br.ret.sptk b0;;
}
.endp int16_rem_max_thr
```

Sample test driver:

```
#include<stdio.h>
short int16_rem_max_thr(short,short);
void run_test(short ia, short ib, short iq)
short q;
 q=int16_rem_max_thr(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
  if(iq==q) printf("Passed\n");
  else printf("Failed (%x)\n",q);
}
void main()
  /* 600%-30=0 */
 run_test(600,-30,0);
  /* -1000%333=-1 */
 run_test(-1000,333,-1);
  /* 2052%512=4 */
 run_test(2052,512,4);
}
```

4.15. Unsigned 16-bit Integer Remainder, Latency-Optimized

The same iterative algorithm described for unsigned 16-bit divide can be used to get $r=a \mod b$, where a and b are 16-bit signed integers. After the final iteration, the partial remainder register contains the result.

IA-64 Processors

The assembly language implementation:

```
.file "uint16_rem_min_lat.s"
.section .text
// 16-bit unsigned integer remainder
.proc uint16_rem_min_lat#
.align 32
.global uint16_rem_min_lat#
.align 32
uint16_rem_min_lat:
{ .mib
 alloc r31=ar.pfs,3,0,0,0
  // r8=quotient
  // r32=a, r33=b
  // will return result (the remainder) in r8
 shl r33=r33,15
 nop.b 0
} {.mib
 mov r34=15 //counter
 nop.i 0
 nop.b 0;;
}
loop:
{ .mii
  cmp.ge.unc p6,p0=r32,r33
  cmp.ne.unc p7,p0=r34,r0
 sub r34=r34,r0,1;;
} {.mib
  (p6) sub r32=r32,r33
  shr r33=r33,1
  (p7) br.cond.dptk loop;;
}
{ .mmb
 mov r8=r32
 nop.m 0
 br.ret.sptk b0;;
}
```

.endp uint16_rem_min_lat

Sample test driver:

#include<stdio.h>

```
unsigned short uint16_rem_min_lat(unsigned short,unsigned short);
```

```
void run_test(unsigned short ia,unsigned short ib,unsigned short iq)
{
unsigned short q;
```

```
q=uint16_rem_min_lat(ia,ib);
printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
if(iq==q) printf("Passed\n");
else printf("Failed (%x)\n",q);
}
void main()
{
    /* 600%30=0 */
```

Īn

```
run_test(600,30,0);
/* 1000%333=1 */
run_test(1000,333,1);
/* 2052%512=4 */
run_test(2052,512,4);
```

}

Unsigned 16-bit Integer Remainder, Throughput-4.16. Optimized

The following algorithm, based on the unsigned 16-bit integer divide, calculates $r=a \mod b$, where a and b are 16-bit unsigned integers. rn is the IEEE round-to-nearest mode. $q = \left| \frac{a}{r} \right|$, and all other symbols

used are 82-bit, floating-point register format numbers. The precision used for each step is shown below. table lookup

(1)	$y_0 = 1 / b \cdot ($	$(1+\epsilon_0),$	$ \varepsilon_0 < 2^{-8.886}$
-----	-----------------------	-------------------	--------------------------------

- (2) $e_0 = (1+2^{-17} b \cdot y_0)_{rn}$
- (3) $q_0 = (a \cdot y_0)_{rn}$
- (4) $\mathbf{q}_1 = (\mathbf{q}_0 + \mathbf{e}_0 \cdot \mathbf{q}_0)_{rn}$
- (5) $q=trunc (q_1)$
- $r=a+(-b)\cdot q$ (6)

The assembly language implementation:

```
.file "uint16_rem_max_thr.s"
.section .text
// 16-bit unsigned integer remainder
.proc uint16_rem_max_thr#
.align 32
.global uint16_rem_max_thr#
.align 32
uint16_rem_max_thr:
{ .mmi
  alloc r31=ar.pfs,2,0,0,0
 nop.m 0
 nop.i 0;;
} { .mii
 nop.m 0
  // 16-BIT UNSIGNED INTEGER REMAINDER BEGINS HERE
  // general register used:
  // r32 - 16-bit unsigned integer dividend
// r33 - 16-bit unsigned integer divisor
     r8 - 16-bit unsigned integer result
  11
       r2 – scratch register
  11
  // floating-point registers used: f6, f7, f8, f9, f10
  // predicate registers used: p6
 zxt2 r32=r32
  zxt2 r33=r33;;
} { .mmi
```

82-bit floating-point register format precision 82-bit floating-point register format precision 82-bit floating-point register format precision floating-point to signed integer conversion (RZ mode) integer operation

intel

```
setf.sig f10=r32
  setf.sig f7=r33
  nop.i 0
} { .mlx
  nop.m 0
  // load 1+2^(-17)
  movl r2=0x3f800040;;
} { .mfb
// 1+2^(-17) in f8
  setf.s f8=r2
  fcvt.xf f6=f10
  nop.b 0
} { .mfb
    // get 2's complement of b
  sub r33=r0,r33
  fcvt.xf f7=f7
  nop.b 0;;
} { .mfi
  nop.m 0
  // (1) y0
  frcpa.sl f9,p6=f6,f7
nop.i 0;;
} { .mfi
  nop 0
  //(2) = 1+2^{(-17)} - b * y0
  (p6) fnma.sl f8=f7,f9,f8
  nop O
} { .mfi
  nop.m 0
  //(3) q0 = a * y0
  (p6) fma.sl f9=f9,f6,f0
  nop 0;;
} { .mfi
    // get 2's complement of b
  setf.sig f7=r33
// (4) q1 = e0 * q0 + q0
  (p6) fma.sl f9=f8,f9,f9
  nop 0;;
} { .mfb
  nop.m 0
  // (5) q = trunc(q1)
  fcvt.fxu.trunc.sl f8=f9
  nop.b 0;;
} { .mfi
  nop.m 0
  //(6) rm = a + (-b) * q
  xma.l f8=f8,f7,f10
  nop.i 0;;
  { .mmi // remainder will be in the least significant 16 bits of r8 (if b != 0)
}
  getf.sig r8=f8
 nop.m 0
nop.i 0;;
}
  // 16-BIT UNSIGNED INTEGER REMAINDER ENDS HERE
{ .mmb
  nop.m 0
  nop.m 0
  br.ret.sptk b0;;
}
.endp uint16_rem_max_thr
Sample test driver:
```

#include<stdio.h>

unsigned short uint16_rem_max_thr(unsigned short,unsigned short);

intel

```
void run_test(unsigned short ia, unsigned short ib, unsigned short iq)
unsigned short q;
  q=uint16_rem_max_thr(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
  if(iq==q) printf("Passed\n");
  else printf("Failed (%x)\n",q);
}
void main()
{
  /* 600%30=0 */
 run_test(600,30,0);
  /* 1000%333=1 */
 run_test(1000,333,1);
  /* 2052%512=4 */
 run_test(2052,512,4);
}
```

4.17. Signed 32-bit Integer Divide

The following algorithm calculates $q = \left\lfloor \frac{a}{b} \right\rfloor$, where *a* and *b* are 32-bit signed integers. *rn* is the IEEE round-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- (2) $q_0 = (a \cdot y_0)_{rn}$
- $(3) \quad \mathbf{e}_0 = (1 \mathbf{b} \cdot \mathbf{y}_0)_{rn}$
- (4) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- (5) $e_1 = (e_0 \cdot e_0 + 2^{-34})_{rn}$
- (6) $q_2 = (q_1 + e_1 \cdot q_1)_{rn}$
- (7) q=trunc (q_2)

{ .mii

The assembly language implementation:

```
.file "int32_div.s"
.section .text
// 32-bit signed integer divide
.proc int32_div#
.align 32
.global int32_div#
.align 32
int32_div:
```

table lookup

82-bit floating-point register format precision

floating-point to signed integer conversion (RZ mode)

IA-64 Processors

```
alloc r31=ar.pfs,2,0,0,0
 nop.i 0
 nop.i 0;;
} { .mii
 nop.m 0
  // 32-BIT SIGNED INTEGER DIVIDE BEGINS HERE
  // general register used:
       r32 - 32-bit signed integer dividend
r33 - 32-bit signed integer divisor
  11
  11
       r8 - 32-bit signed integer result
  11
  11
       r2 - scratch register
  // floating-point registers used: f6, f7, f8, f9
  // predicate registers used: p6
 sxt4 r32=r32
 sxt4 r33=r33;;
} { .mmb
  setf.sig f6=r32
  setf.sig f7=r33
 nop.b 0;;
} { .mfi
 nop.m 0
  fcvt.xf f6=f6
 nop.i 0
} { .mfi
 nop.m 0
  fcvt.xf f7=f7
 mov r2 = 0x0ffdd;;
} { .mfi
  setf.exp f9 = r2
  // (1) y0
  frcpa.sl f8,p6=f6,f7
 nop.i 0;;
} {<sup>-</sup>.mfi
 nop.m 0
  //(2) q0 = a * y0
  (p6) fma.sl f6=f6,f8,f0
 nop.i 0
} { .mfi
 nop.m 0
  //(3) = 0 = 1 - b * y0
  (p6) fnma.s1 f7=f7,f8,f1
  nop.i 0;;
} { .mfi
 nop.m 0
  //(4) q1 = q0 + e0 * q0
  (p6) fma.sl f6=f7,f6,f6
 nop.i 0
} { .mfi
 nop.m 0
  //(5) e1 = e0 * e0 + 2^-34
  (p6) fma.sl f7=f7,f7,f9
 nop.i 0;;
} { .mfi
 nop.m 0
  // (6) q2 = q1 + e1 * q1
  (p6) fma.s1 f8=f7,f6,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // (7) q = trunc(q2)
  fcvt.fx.trunc.sl f8=f8
 nop.i 0;;
} { .mmi
  // quotient will be in the least significant 32 bits of r8 (if b != 0)
  getf.sig r8=f8
 nop.m 0
 nop.i 0;;
}
  // 32-BIT SIGNED INTEGER DIVIDE ENDS HERE
```

intel

```
.mmb
  nop.m 0
 nop.m 0
 br.ret.sptk b0;;
.endp int32_div
Sample test driver:
#include<stdio.h>
int int32_div(int,int);
void run_test(int ia,int ib,int iq)
int q;
  q=int32_div(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
  if(iq==q) printf("Passed\n");
  else printf("Failed (%x)\n",q);
}
void main()
  /* 70000/-70=1000 */
run_test(70000,-70,-1000);
  /* -1000/333=-3 */
 run_test(-1000,333,-3);
  /* 2^20/512=2048 */
 run_test(1<<20,512,2048);
}
```

4.18. Unsigned 32-bit Integer Divide

An algorithm very similar to the one shown above calculates $q = \left\lfloor \frac{a}{b} \right\rfloor$, where *a* and *b* are 32-bit unsigned integers. The only significant differences are the format conversions (before starting the computation, the arguments are zero-extended to 64 bits, rather than sign-extended). *rn* is the IEEE round-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- $(2) \quad \mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (3) $e_0 = (1 b \cdot y_0)_{rn}$
- (4) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- (5) $e_1 = (e_0 \cdot e_0 + 2^{-34})_{rn}$

- table lookup
 - 82-bit floating-point register format precision
 - 82-bit floating-point register format precision
 - 82-bit floating-point register format precision
 - 82-bit floating-point register format precision



- (6) $\mathbf{q}_2 = (\mathbf{q}_1 + \mathbf{e}_1 \cdot \mathbf{q}_1)_{rn}$
- (7) $q=trunc (q_2)$

82-bit floating-point register format precision floating-point to unsigned integer conversion (RZ mode)

```
.file "uint32_div.s"
.section .text
// 32-bit unsigned integer divide
.proc uint32_div#
.align 32
.global uint32_div#
.align 32
uint32_div:
{ .mii
 alloc r31=ar.pfs,2,0,0,0
 nop.i 0
 nop.i 0;;
} { .mii
nop.m 0
  // 32-BIT UNSIGNED INTEGER DIVIDE BEGINS HERE
  // general register used:
       r32 - 32-bit unsigned integer dividend
 11
       r33 - 32-bit unsigned integer divisor
  11
  //
       r8 - 32-bit unsigned integer result
      r2 - scratch register
  11
 // floating-point registers used: f6, f7, f8, f9
 // predicate registers used: p6
 zxt4 r32=r32
 zxt4 r33=r33;;
} { .mmb
  setf.sig f6=r32
 setf.sig f7=r33
 nop.b 0;;
} { .mfi
 nop.m 0
 fcvt.xf f6=f6
 nop.i 0
} { .mfi
 nop.m 0
 fcvt.xf f7=f7
 mov r2 = 0x0ffdd;;
} { .mfi
 setf.exp f9 = r2
 // (1) y0
 frcpa.s1 f8,p6=f6,f7
 nop.i 0;;
} { .mfi
 nop.m 0
  //(2) q0 = a * y0
 (p6) fma.sl f6=f6,f8,f0
 nop.i 0
} { .mfi
 nop.m 0
  //(3) = 1 - b * y0
 (p6) fnma.s1 f7=f7,f8,f1
 nop.i 0;;
} { .mfi
 nop.m 0
  //(4) q1 = q0 + e0 * q0
 (p6) fma.sl f6=f7,f6,f6
 nop.i 0
} { .mfi
 nop.m 0
  //(5) e1 = e0 * e0 + 2^-34
```

```
(p6) fma.s1 f7=f7,f7,f9
 nop.i 0;;
} { .mfi
nop.m 0
  // (6) q2 = q1 + e1 * q1
  (p6) fma.s1 f8=f7,f6,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // (7) q = trunc(q2)
 fcvt.fxu.trunc.sl f8=f8
 nop.i 0;;
} { .mmi
    // quotient will be in the least significant 32 bits of r8 (if b != 0)
 getf.sig r8=f8
 nop.m 0
 nop.i 0;;
}
  // 32-BIT UNSIGNED INTEGER DIVIDE ENDS HERE
{ .mmb
 nop.m 0
 nop.m 0
 br.ret.sptk b0;;
}
.endp uint32_div
Sample test driver:
#include<stdio.h>
unsigned uint32_div(unsigned,unsigned);
void run_test(unsigned ia,unsigned ib,unsigned iq)
unsigned q;
 q=uint32_div(ia,ib);
 printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
 if(iq==q) printf("Passed\n");
 else printf("Failed (%x)\n",q);
}
void main()
{
  /* 70000/70=-1000 */
 run_test(70000,70,1000);
  /* -1000/333=-3 */
 run_test(1000,333,3);
  /* 2^20/512=2048 */
 run_test(1<<20,512,2048);
```

}



4.19. Signed 32-bit Integer Remainder

The following algorithm, based on the signed 32-bit integer divide, calculates $r=a \mod b$, where a and b are 32-bit signed integers. *rn* is the IEEE round-to-nearest mode. $q = \left|\frac{a}{b}\right|$, and all other symbols used

table lookup

are 82-bit floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \epsilon_0), |\epsilon_0| < 2^{-8.886}$
- $(2) \quad \mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$
- (3) $e_0 = (1 b \cdot y_0)_{rn}$
- (4) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- (5) $e_1 = (e_0 \cdot e_0 + 2^{-34})_{rn}$
- (6) $q_2 = (q_1 + e_1 \cdot q_1)_{rn}$
- (7) q=trunc (q₂)
- (8) $r=a+(-b)\cdot q$

The assembly language implementation:

```
.file "int32_rem.s"
.section .text
// 32-bit signed integer remainder
.proc int32_rem#
.align 32
.global int32_rem#
.align 32
int32_rem:
{ .mii
  alloc r31=ar.pfs,2,0,0,0
  nop.i 0
  nop.i 0;;
} { .mii
  nop.m 0
  // 32-BIT SIGNED INTEGER REMAINDER BEGINS HERE
  // general register used:
        r32 - 32-bit signed integer dividend
  11
        r33 - 32-bit signed integer divisor
  11
       r8 - 32-bit signed integer result
r2 - scratch register
  11
  11
  // floating-point registers used: f6, f7, f8, f9, f10, f11
  // predicate registers used: p6
  sxt4 r32=r32
  sxt4 r33=r33;;
} { .mmb
  setf.sig f11=r32
  setf.sig f7=r33
  nop.b 0;;
} { .mfi
    // get 2's complement of b
  sub r33=r0,r33
  fcvt.xf f6=f11
  nop.i 0
} { .mfi
nop.m 0
```

82-bit floating-point register format precision
floating-point to signed integer conversion (RZ mode)
integer operation

int_el

```
fcvt.xf f7=f7
 mov r2 = 0x0ffdd;;
} { .mfi
  setf.exp f9 = r2
  // (1) y0
  frcpa.sl f8,p6=f6,f7
 nop.i 0;;
} { .mfi
 nop.m 0
  //(2) q0 = a * y0
  (p6) fma.s1 f10=f6,f8,f0
 nop.i 0
} { .mfi
 nop.m 0
  //(3) = 0 = 1 - b * y0
  (p6) fnma.s1 f8=f7,f8,f1
  nop.i 0;;
} { .mfi
   // 2's complement of b
  setf.sig f7=r33
 // (4) q1 = q0 + e0 * q0
(p6) fma.s1 f10=f8,f10,f10
 nop.i 0
} { .mfi
 nop.m 0
  // (5) e1 = e0 * e0 + 2<sup>-34</sup>
(p6) fma.s1 f8=f8,f8,f9
 nop.i 0;;
} { .mfi
 nop.m 0
  // (6) q2 = q1 + e1 * q1
(p6) fma.s1 f8=f8,f10,f10
 nop.i 0;;
} { .mfi
 nop.m 0
  // (7) q = trunc(q2)
  fcvt.fx.trunc.s1 f8=f8
 nop.i 0;;
} { .mfi
 nop.m 0
  //(8) r = a + (-b) * q
  xma.l f8=f8,f7,f11
 nop.i 0;;
  { .mmi
// remainder will be in the least significant 32 bits of r8 (if b != 0)
}
  getf.sig r8=f8
 nop.m 0
 nop.i 0;;
}
  // 32-BIT SIGNED INTEGER REMAINDER ENDS HERE
{ .mmb
  nop.m 0
  nop.m 0
 br.ret.sptk b0;;
}
.endp int32_rem
Sample test driver:
#include<stdio.h>
int int32_rem(int,int);
void run_test(unsigned ia,unsigned ib,unsigned iq)
```

int q;



```
q=int32_rem(ia,ib);
printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
if(iq==q) printf("Passed\n");
else printf("Failed (%x)\n",q);
}
void main()
{
    /* 7000%-70=0 */
    run_test(70000,-70,0);
    /* -100%333=-1 */
    run_test(-1000,333,-1);
    /* 2^20%512=0 */
    run_test(1<<20,512,0);
}</pre>
```

4.20. Unsigned 32-bit Integer Remainder

The following algorithm, based on the unsigned 32-bit integer divide, calculates $r=a \mod b$, where a and b are 32-bit unsigned integers. rn is the IEEE round-to-nearest mode. $q = \left\lfloor \frac{a}{b} \right\rfloor$, and all other symbols

used are 82-bit floating-point register format numbers. The precision used for each step is shown below.

(1)	$y_0 = 1 / b \cdot (1 + \epsilon_0), \ \epsilon_0 < 2^{-8.886}$	table lookup
(2)	$\mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$	82-bit floating-point register format precision
(3)	$\mathbf{e}_0 = (1 - \mathbf{b} \cdot \mathbf{y}_0)_{m}$	82-bit floating-point register format precision
(4)	$\mathbf{q}_1 = (\mathbf{q}_0 + \mathbf{e}_0 \cdot \mathbf{q}_0)_{rn}$	82-bit floating-point register format precision
(5)	$e_1 = (e_0 \cdot e_0 + 2^{-34})_{rn}$	82-bit floating-point register format precision
(6)	$\mathbf{q}_2 = (\mathbf{q}_1 + \mathbf{e}_1 \cdot \mathbf{q}_1)_m$	82-bit floating-point register format precision
(7)	q=trunc (q ₂)	floating-point to unsigned integer conversion (RZ mode)
(8)	r=a+(-b)·q	integer operation

```
.file "uint32_rem.s"
.section .text
// 32-bit unsigned integer remainder
.proc uint32_rem#
.align 32
.global uint32_rem#
.align 32
uint32_rem:
{ .mii
   alloc r31=ar.pfs,2,0,0,0
   nop.i 0
   nop.i 0;;
```

```
} { .mii
  nop.m 0
  // 32-BIT UNSIGNED INTEGER REMAINDER BEGINS HERE
  // general register used:
     r32 - 32-bit unsigned integer dividend
r33 - 32-bit unsigned integer divisor
  11
  11
  11
        r8 - 32-bit unsigned integer result
       r2 - scratch register
  11
  // floating-point registers used: f6, f7, f8, f9, f10, f11
  // predicate registers used: p6
  zxt4 r32=r32
  zxt4 r33=r33;;
} { .mmb
  setf.sig f11=r32
  setf.sig f7=r33
  nop.b 0;;
} { .mfi
 nop.m 0
 fcvt.xf f6=f11
  nop.i 0
} { .mfi
   // get 2's complement of b
  sub r33=r0,r33
  fcvt.xf f7=f7
  mov r2 = 0x0ffdd;;
} { .mfi
  setf.exp f9 = r2
  // (1) y0
  frcpa.s1 f8,p6=f6,f7
 nop.i 0;;
} { .mfi
nop.m 0
  //(2) q0 = a * y0
  (p6) fma.s1 f10=f6,f8,f0
 nop.i 0
} { .mfi
 nop.m 0
  //(3) = 0 = 1 - b * y0
  (p6) fnma.s1 f8=f7,f8,f1
  nop.i 0;;
} { .mfi
  nop.m 0
  //(4) q1 = q0 + e0 * q0
  (p6) fma.sl f10=f8,f10,f10
  nop.i 0
} { .mfi
    // get 2's complement of b
  setf.sig f7=r33
  //(5) e1 = e0 * e0 + 2^{-34}
  (p6) fma.sl f8=f8,f8,f9
 nop.i 0;;
} { .mfi
 nop.m 0
  // (6) q2 = q1 + e1 * q1
(p6) fma.s1 f8=f8,f10,f10
 nop.i 0;;
} { .mfi
nop.m 0
  // (7) q = trunc(q2)
  fcvt.fxu.trunc.sl f8=f8
 nop.i 0;;
} { .mfi
 nop.m 0
  // (8) r = a + (-b) * q
  xma.l f8=f8,f7,f11
 nop.i 0;;
 { .mmi
// remainder will be in the least significant 32 bits of r8 (if b != 0)
}
  getf.sig r8=f8
  nop.m 0
```

IA-64 Processors

```
nop.i 0;;
}
// 32-BIT UNSIGNED INTEGER REMAINDER ENDS HERE
{ .mmb
   nop.m 0
   nop.m 0
   br.ret.sptk b0;;
}
.endp uint32_rem
```

Sample test driver:

#include<stdio.h>

unsigned uint32_rem(unsigned,unsigned);

```
void run_test(unsigned ia,unsigned ib,unsigned iq)
{
unsigned q;
    q=uint32_rem(ia,ib);
    printf("\nNumerator: %x\nDenominator: %x\nResult: %x\n",ia,ib,iq);
    if(iq==q) printf("Passed\n");
    else printf("Failed (%x)\n",q);
}
void main()
{
    /* 70000%70=0 */
    run_test(70000,70,0);
    /* 1000%333=1 */
    run_test(1000,333,1);
    /* 2^20%512=0 */
    run_test(1<<20,512,0);
}</pre>
```

4.21. Signed 64-bit Integer Divide, Latency-Optimized

The following algorithm calculates $q = \left\lfloor \frac{a}{b} \right\rfloor$, where a and b are 64-bit signed integers. m is the IEEEround-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The
precision used for each step is shown below.(1) $y_0 = 1 / b \cdot (1+\epsilon_0), |\epsilon_0| < 2^{-8.886}$ table lookup(2) $e_0 = (1 - b \cdot y_0)_m$ 82-bit floating-point register format precision(3) $q_0 = (a \cdot y_0)_m$ 82-bit floating-point register format precision(4) $e_1 = (e_0 \cdot e_0)_m$ 82-bit floating-point register format precision

(5) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$ 82-bit floating-point register format precision
- (6) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$
- (7) $q_2 = (q_1 + e_1 \cdot q_1)_{rn}$
- (8) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$
- (9) $r_2 = (a b \cdot q_2)_{rn}$
- (10) $q_3 = (q_2 + r_2 \cdot y_2)_{rn}$
- (11) q=trunc (q_3)

The assembly language implementation:

```
.file "int64_div_min_lat.s"
.section .text
.proc int64_div_min_lat#
.align 32
.global int64_div_min_lat#
.align 32
// 64-bit signed integer divide
int64_div_min_lat:
{ .mii
 alloc r31=ar.pfs,2,0,0,0
 nop.i 0
 nop.i 0;;
} { .mmi
  // 64-BIT SIGNED INTEGER DIVIDE BEGINS HERE
 setf.sig f8=r32
 setf.sig f9=r33
 nop.i 0;;
} { .mfb
 nop.m 0
 fcvt.xf f6=f8
 nop.b 0
} { .mfb
 nop.m 0
 fcvt.xf f7=f9
 nop.b 0;;
} { .mfi
 nop.m 0
  // Step (1)
  // y0 = 1 / b in f8
  frcpa.sl f8,p6=f6,f7
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (2)
  // e0 = 1 - b * y0 in f9
  (p6) fnma.s1 f9=f7,f8,f1
 nop.i 0
} { .mfi
 nop.m 0
  // Step (3)
// q0 = a * y0 in f10
  (p6) fma.s1 f10=f6,f8,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (4)
  // e1 = e0 * e0 in f11
  (p6) fma.s1 f11=f9,f9,f0
 nop.i 0
} { .mfi
 nop.m 0
  // Step (5)
```

- 82-bit floating-point register format precision
- floating-point to signed integer conversion (RZ mode)

```
// q1 = q0 + e0 * q0 in f10
  (p6) fma.sl f10=f9,f10,f10
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (6)
// y1 = y0 + e0 * y0 in f8
  (p6) fma.sl f8=f9,f8,f8
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (7)
  // q2 = q1 + e1 * q1 in f9
(p6) fma.s1 f9=f11,f10,f10
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (8)
// y2 = y1 + e1 * y1 in f8
  (p6) fma.s1 f8=f11,f8,f8
nop.i 0;;
} { .mfi
  nop.m 0
  // Step (9)
// r2 = a - b * q2 in f10
  (p6) fnma.s1 f10=f7,f9,f6
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (10)
  // q3 = q2 + r2 * y2 in f8
(p6) fma.s1 f8=f10,f8,f9
  nop.i 0;;
} { .mfb
nop.m 0
  // Step (11)
  //q = trunc (q3)
  fcvt.fx.trunc.s1 f8=f8
  nop.b 0;;
} { .mmi
    // quotient will be in r8 (if b != 0)
  getf.sig r8=f8
  nop.m 0
  nop.i 0;;
}
  // 64-BIT SIGNED INTEGER DIVIDE ENDS HERE
{ .mmb
  nop.m 0
  nop.m 0
  br.ret.sptk b0;;
}
.endp int64_div_min_lat
```

Sample test driver:

```
#include<stdio.h>
typedef struct { unsigned low,high; } uint64;
uint64 int64_div_min_lat(uint64,uint64);
```

```
void run_test(unsigned ial,unsigned ia0,unsigned ibl,unsigned ib0,unsigned iq1,unsigned
iq0)
{
    uint64 a,b,q;
    a.low=ia0; a.high=ia1;
```

4.22. Signed 64-bit Integer Divide, Throughput-Optimized

The following algorithm calculates $q = \left\lfloor \frac{a}{b} \right\rfloor$, where *a* and *b* are 64-bit signed integers. *rn* is the IEEE round-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- (2) $e_0 = (1 b \cdot y_0)_{rn}$
- (3) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$
- (4) $e_1 = (e_0 \cdot e_0)_{rn}$
- (5) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$
- (6) $q_2 = (a \cdot y_2)_{rn}$
- (7) $\mathbf{r}_2 = (\mathbf{a} \mathbf{b} \cdot \mathbf{q}_2)_{rn}$
- (8) $q_3 = (q_2 + r_2 \cdot y_2)_{rn}$
- (9) q=trunc (q₃)

The assembly language implementation:

```
.file "int64_div_max_thr.s"
.section .text
.proc int64_div_max_thr#
.align 32
.global int64_div_max_thr#
.align 32
// 64-bit signed integer divide; uses f6,f7,f8,f9
int64_div_max_thr:
```

{ .mii

table lookup

82-bit floating-point register format precision

82-bit floating-point register format precision

- 82-bit floating-point register format precision
- 82-bit floating-point register format precision
- 82-bit floating-point register format precision
- 82-bit floating-point register format precision
- 82-bit floating-point register format precision
- floating-point to signed integer conversion (RZ mode)

IA-64 Processors

```
alloc r31=ar.pfs,2,0,0,0
 nop.i 0
 nop.i 0;;
}
{ .mmi
  // 64-BIT SIGNED INTEGER DIVIDE BEGINS HERE
 setf.sig f8=r32
setf.sig f9=r33
 nop.i 0;;
} { .mfb
 nop.m 0
  fcvt.xf f6=f8
 nop.b 0
} { .mfb
 nop.m 0
  fcvt.xf f7=f9
 nop.b 0;;
} { .mfi
 nop.m 0
  // Step (1)
// y0 = 1 / b in f8
  frcpa.sl f8,p6=f6,f7
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (2)
// e0 = 1 - b * y0 in f9
  (p6) fnma.s1 f9=f7,f8,f1
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (3)
  // y1 = y0 + e0 * y0 in f8
(p6) fma.s1 f8=f9,f8,f8
 nop.i 0
} { .mfi
 nop.m 0
  // Step (4)
  // e1 = e0 * e0 in f9
  (p6) fma.sl f9=f9,f9,f0
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (5)
  // y2 = y1 + e1 * y1 in f8
  (p6) fma.sl f8=f9,f8,f8
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (6)
  // q2=a*y2
  (p6) fma.s1 f9=f8,f6,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (7)
  // r2 = a - b * q2 in f10
  (p6) fnma.s1 f7=f7,f9,f6
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (8)
// q3 = q2 + r2 * y2 in f8
(p6) fma.sl f8=f7,f8,f9
  nop.i 0;;
} { .mfb
  nop.m 0
  //(9) q = trunc(q3)
  fcvt.fx.trunc.s1 f8=f8
  nop.b 0;;
```

intel

```
} { .mmi
  // quotient will be in r8 (if b != 0)
 getf.sig r8=f8
 nop.m 0
 nop.i 0;;
}
  // 64-BIT SIGNED INTEGER DIVIDE ENDS HERE
{ .mmb
 nop.m 0
 nop.m 0
 br.ret.sptk b0;;
.endp int64_div_max_thr
Sample test driver:
#include<stdio.h>
typedef struct { unsigned low,high; } uint64;
uint64 int64_div_max_thr(uint64,uint64);
void run_test(unsigned ial,unsigned ia0,unsigned ibl,unsigned ib0,unsigned iq1,unsigned
iq0)
{
uint64 a,b,q;
  a.low=ia0; a.high=ia1;
 b.low=ib0; b.high=ib1;
 q=int64_div_max_thr(a,b);
printf("\nNumerator: %08x%08x\nDenominator: %08x%08x\nResult:
%08x%08x\n",ia1,ia0,ib1,ib0,iq1,iq0);
 if(iq0==q.low && iq1==q.high) printf("Passed\n");
 else printf("Failed (%08x%08x)\n",q.high,q.low);
}
void main()
ł
  /* (2^62+1)/2^32=2^30 */
 /* -1/1=-1 */
 run_test(0xffffffff,0xffffffff,0x00000000,0x00000001,0xffffffff,0xffffffff);
  /* (2^62+2^61)/3=2^61 */
```

}

run_test(0x6000000,0x0000000,0x00000000,0x00000003,0x20000000,0x0000000);

4.23. Unsigned 64-bit Integer Divide, Latency-Optimized

An algorithm very similar to the one shown above for signed division calculates $q = \left\lfloor \frac{a}{b} \right\rfloor$, where a and b

are 64-bit unsigned integers. The only significant differences are the format conversions (the last step is a conversion to unsigned 64-bit integer). rn is the IEEE round-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- (2) $e_0 = (1 b \cdot y_0)_{rn}$
- (3) $q_0 = (a \cdot y_0)_{rn}$
- (4) $e_1 = (e_0 \cdot e_0)_{rn}$
- (5) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- (6) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$
- (7) $q_2 = (q_1 + e_1 \cdot q_1)_{rn}$
- (8) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$
- $(9) \quad \mathbf{r}_2 = (\mathbf{a} \mathbf{b} \cdot \mathbf{q}_2)_{rn}$
- (10) $q_3 = (q_2 + r_2 \cdot y_2)_{rn}$
- (11) q=trunc (q₃)

The assembly language implementation:

```
.file "uint64_div_min_lat.s"
.section .text
.proc uint64_div_min_lat#
.align 32
.global uint64_div_min_lat#
.align 32
// 64-bit unsigned integer divide
uint64_div_min_lat:
{ .mii
 alloc r31=ar.pfs,2,0,0,0
 nop.i 0
 nop.i 0;;
}
{ .mmi
  // 64-BIT UNSIGNED INTEGER DIVIDE BEGINS HERE
 setf.sig f8=r32
 setf.sig f9=r33
  nop.i 0;;
} { .mfb
 nop.m 0
  fma.s1 f6=f8,f1,f0
 nop.b 0
} { .mfb
 nop.m 0
  fma.s1 f7=f9,f1,f0
 nop.b 0;;
} { .mfi
  nop.m 0
  // Step (1)
  // y0 = 1 / b in f8
  frcpa.s1 f8,p6=f6,f7
 nop.i 0;;
} { .mfi
nop.m 0
  // Step (2)
// e0 = 1 - b * y0 in f9
  (p6) fnma.s1 f9=f7,f8,f1
 nop.i 0
} { .mfi
 nop.m 0
```

```
table lookup
```

82-bit floating-point register format precision

82-bit floating-point register format precision82-bit floating-point register format precision

- 6 I 6 I I 6
- 82-bit floating-point register format precision
- 82-bit floating-point register format precision
- 82-bit floating-point register format precision

floating-point to unsigned integer conversion (RZ mode)

intel

```
// Step (3)
  // q0 = a * y0 in f10
  (p6) fma.sl f10=f6,f8,f0
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (4)
  // e1 = e0 * e0 in f11
  (p6) fma.s1 f11=f9,f9,f0
  nop.i 0
} { .mfi
 nop.m 0
  // Step (5)
// q1 = q0 + e0 * q0 in f10
  (p6) fma.s1 f10=f9,f10,f10
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (6)
  // y1 = y0 + e0 * y0 in f8
  (p6) fma.sl f8=f9,f8,f8
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (7)
  // q2 = q1 + e1 * q1 in f9
(p6) fma.s1 f9=f11,f10,f10
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
// y2 = y1 + e1 * y1 in f8
  (p6) fma.sl f8=f11,f8,f8
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (9)
  // r2 = a - b * q2 in f10
  (p6) fnma.s1 f10=f7,f9,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (10)
  // q3 = q2 + r2 * y2 in f8
(p6) fma.s1 f8=f10,f8,f9
 nop.i 0;;
} { .mfb
 nop.m 0
  // (11) q = trunc(q3)
  fcvt.fxu.trunc.s1 f8=f8
 nop.b 0;;
} { .mmi
// quotient will be in r8 (if b != 0)
  getf.sig r8=f8
  nop.m 0
 nop.i 0;;
}
  // 64-BIT UNSIGNED INTEGER DIVIDE ENDS HERE
{ .mmb
 nop.m 0
  nop.m 0
 br.ret.sptk b0;;
}
.endp uint64_div_min_lat
```

Sample test driver:

#include<stdio.h>

```
typedef struct { unsigned low,high; } uint64;
uint64 uint64_div_min_lat(uint64,uint64);
void run_test(unsigned ial,unsigned ia0,unsigned ib1,unsigned ib0,
             unsigned iq1, unsigned iq0)
uint64 a,b,q;
 a.low=ia0; a.high=ia1;
 b.low=ib0; b.high=ib1;
 q=uint64_div_min_lat(a,b);
 printf("\nNumerator: %08x%08x\nDenominator: %08x%08x\n
           Result: %08x%08x\n",ia1,ia0,ib1,ib0,iq1,iq0);
 if(iq0==q.low && iq1==q.high) printf("Passed\n");
 else printf("Failed (%08x%08x)\n",q.high,q.low);
}
void main()
{
 /* (2^62+1)/2^32=2^30 */
 /* (2^64-1)/1=2^64-1 */
 run_test(0xffffffff,0xffffffff,0x00000000,0x00000001,0xfffffffff,0xffffffff);
 /* (2^63+2^62)/3=2^62 */
 run_test(0xc0000000,0x00000000,0x00000000,0x00000003,0x40000000,0x00000000);
}
```

Unsigned 64-bit Integer Divide, Throughput-Optimized 4.24.

Compared to the one above, this algorithm calculates $q = \left| \frac{a}{b} \right|$, where a and b are 64-bit unsigned

integers, using two fewer instructions and one extra data dependency. rn is the IEEE round-to-nearest mode. All other symbols used are 82-bit, floating-point register format numbers. The precision used for each step is shown below.

(1)	$y_0 = 1 / b \cdot (1 + \epsilon_0), \ \epsilon_0 < 2^{-8.886}$	table lookup
(2)	$\mathbf{e}_0 = (1 - \mathbf{b} \cdot \mathbf{y}_0)_m$	82-bit floating-point register format precision
(3)	$\mathbf{y}_1 = (\mathbf{y}_0 + \mathbf{e}_0 \cdot \mathbf{y}_0)_{rn}$	82-bit floating-point register format precision
(4)	$\mathbf{e}_1 = (\mathbf{e}_0 \cdot \mathbf{e}_0)_{rn}$	82-bit floating-point register format precision
(5)	$\mathbf{y}_2 = (\mathbf{y}_1 + \mathbf{e}_1 \cdot \mathbf{y}_1)_{rn}$	82-bit floating-point register format precision
(6)	$\mathbf{q}_2 = (\mathbf{a} \cdot \mathbf{y}_2)_{rn}$	82-bit floating-point register format precision
(7)	$\mathbf{r}_2 = (\mathbf{a} - \mathbf{b} \cdot \mathbf{q}_2)_{rn}$	82-bit floating-point register format precision
(8)	$\mathbf{q}_3 = (\mathbf{q}_2 + \mathbf{r}_2 \cdot \mathbf{y}_2)_{rn}$	82-bit floating-point register format precision
(9)	q=trunc (q ₃)	floating-point to signed integer conversion (RZ mode)

The assembly language implementation:

```
.file "uint64_div_max_thr.s"
.section .text
.proc uint64_div_max_thr#
.align 32
.global uint64_div_max_thr#
.align 32
// 64-bit unsigned integer divide; uses f6,f7,f8,f9
uint64_div_max_thr:
{ .mii
  alloc r31=ar.pfs,2,0,0,0
 nop.i 0
 nop.i 0;;
}
{ .mmi
  // 64-BIT UNSIGNED INTEGER DIVIDE BEGINS HERE
  setf.sig f8=r32
  setf.sig f9=r33
 nop.i 0;;
} { .mfb
 nop.m 0
 fma.sl f6=f8,f1,f0
 nop.b 0
} { .mfb
 nop.m 0
  fma.s1 f7=f9,f1,f0
  nop.b 0;;
} { .mfi
  nop.m 0
  // Step (1)
// y0 = 1 / b in f8
  frcpa.sl f8,p6=f6,f7
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (2)
// e0 = 1 - b * y0 in f9
  (p6) fnma.s1 f9=f7,f8,f1
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (3)
  // y1 = y0 + e0 * y0 in f8
 (p6) fma.sl f8=f9,f8,f8
nop.i 0
} { .mfi
  nop.m 0
 // Step (4)
// el = e0 * e0 in f9
(p6) fma.sl f9=f9,f9,f0
 nop.i 0;;
} { .mfi
nop.m 0
  // Step (5)
  // y2 = y1 + e1 * y1 in f8
  (p6) fma.s1 f8=f9,f8,f8
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (6)
// q2=a*y2
 (p6) fma.sl f9=f8,f6,f0
nop.i 0;;
} { .mfi
  nop.m 0
  // Step (7)
```

IA-64 Processors

```
// r2 = a - b * q2 in f7
  (p6) fnma.sl f7=f7,f9,f6
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
// q3 = q2 + r2 * y2 in f8
  (p6) fma.sl f8=f7,f8,f9
 nop.i 0;;
} { .mfb
 nop.m 0
  //(9) q = trunc(q3)
  fcvt.fxu.trunc.sl f8=f8
 nop.b 0;;
} { .mmi
// quotient will be in r8 (if b != 0)
 getf.sig r8=f8
 nop.m 0
 nop.i 0;;
}
  // 64-BIT UNSIGNED INTEGER DIVIDE ENDS HERE
{ .mmb
 nop.m 0
 nop.m 0
 br.ret.sptk b0;;
}
.endp uint64_div_max_thr
Sample test driver:
#include<stdio.h>
typedef struct { unsigned low,high; } uint64;
uint64 uint64_div(uint64,uint64);
void run_test(unsigned ia1, unsigned ia0, unsigned ib1, unsigned ib0,
               unsigned iq1, unsigned iq0)
uint64 a,b,q;
  a.low=ia0; a.high=ia1;
 b.low=ib0; b.high=ib1;
  q=uint64_div(a,b);
 printf("\nNumerator: %08x%08x\nDenominator: %08x%08x\n
            Result: %08x%08x\n",ia1,ia0,ib1,ib0,iq1,iq0);
 if(iq0==q.low && iq1==q.high) printf("Passed\n");
else printf("Failed (%08x%08x)\n",q.high,q.low);
}
void main()
{
  /* (2^62+1)/2^32=2^30 */
 /* (2^64-1)/1=2^64-1 */
 run_test(0xffffffff,0xffffffff,0x00000000,0x00000001,0xfffffffff,0xffffffff);
  /* (2^63+2^62)/3=2^62 */
 run_test(0xc0000000,0x00000000,0x00000000,0x00000003,0x40000000,0x0000000);
}
```

4.25. Signed 64-bit Integer Remainder, Latency-Optimized

The following algorithm, based on the signed 64-bit integer divide, calculates $r=a \mod b$, where a and b are 64-bit signed integers. *rn* is the IEEE round-to-nearest mode. $q = \left| \frac{a}{b} \right|$, and all other symbols used

are 82-bit floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- $(2) \quad \mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$

Int

- (3) $e_0 = (1 b \cdot y_0)_{rn}$
- (4) $q_1 = (q_0 + e_0 \cdot q_0)_{rn}$
- $(5) \quad \mathbf{e}_1 = (\mathbf{e}_0 \cdot \mathbf{e}_0)_{rn}$
- (6) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$
- (7) $q_2 = (q_1 + e_1 \cdot q_1)_{rn}$
- (8) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$
- (9) $r_2 = (a b \cdot q_2)_{rn}$
- (10) $q_3 = (q_2 + r_2 \cdot y_2)_{rn}$
- (11) q=trunc (q_3)
- (12) $r=a+(-b)\cdot q$

.section .text

The assembly language implementation:

// 64-bit signed integer remainder

.file "int64_rem_min_lat.s"

```
table lookup
82-bit floating-point register format precision
```

```
.proc int64_rem_min_lat#
.align 32
.global int64_rem_min_lat#
.align 32
int64_rem_min_lat:
{ .mii
  alloc r31=ar.pfs,3,0,0,0
 nop.i 0
 nop.i 0
} { .mmb
  // 64-BIT SIGNED INTEGER REMAINDER BEGINS HERE
  // general register used:
        r32 - 64-bit signed integer dividend
r33 - 64-bit signed integer divisor
  11
  11
  11
       r8 - 64-bit signed integer result
  11
        r2 - scratch register
  // floating-point registers used: f6, f7, f8, f9, f10, f11, f12
  // predicate registers used: p6
  setf.sig f12=r32 // holds a in integer form
  setf.sig f7=r33
 nop.b 0
} { .mlx
  nop.m 0
```

```
//movl r2=0x80000000000000;;
  movl r2=0xfffffffffffffff;;
} { .mfi
    // get the 2's complement of b
  sub r33=r0,r33
  fcvt.xf f6=f12
  nop.i 0
} { .mfi
  nop.m 0
  fcvt.xf f7=f7
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (1)
  // y0 = 1 / b in f8
  frcpa.sl f8,p6=f6,f7
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (2)
  // q0 = a * y0 in f10
(p6) fma.s1 f10=f6,f8,f0
  nop.i 0
} { .mfi
  nop.m 0
  // Step (3)
// e0 = 1 - b * y0 in f9
  (p6) fnma.s1 f9=f7,f8,f1
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (4)
  // q1 = q0 + e0 * q0 in f10
  (p6) fma.sl f10=f9,f10,f10
  nop.i 0
} { .mfi
  nop.m 0
  // Step (5)
// el = e0 * e0 in fll
  (p6) fma.s1 f11=f9,f9,f0
  nop.i 0;;
} { .mfi
nop.m 0
  // Step (6)
// y1 = y0 + e0 * y0 in f8
  (p6) fma.sl f8=f9,f8,f8
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (7)
 // q2 = q1 + e1 * q1 in f9
(p6) fma.s1 f9=f11,f10,f10
nop.i_0;;
} { .mfi
  nop.m 0
  // Step (8)
  // y2 = y1 + e1 * y1 in f8
(p6) fma.s1 f8=f11,f8,f8
  nop.i 0;;
} { .mfi
nop.m 0
  // Step (9)
  // r^2 = a - b * q^2 in f10
  (p6) fnma.sl f10=f7,f9,f6
  nop.i 0;;
} { .mfi
  setf.sig f7=r33
  // Step (10)
  // q3 = q2 + r2 * y2 in f8
  (p6) fma.sl f8=f10,f8,f9
  nop.i 0;;
} { .mfi
  nop.m 0
```

int

```
// (11) q = trunc(q3)
 fcvt.fx.trunc.sl f8=f8
 nop.i 0;;
} { .mfi
 nop.m 0
 // (12) r = a + (-b) * q
 xma.l f8=f8,f7,f12
 nop.i 0;;
} { .mib
 getf.sig r8=f8
 nop.i 0
 nop.b 0
}
 // 64-BIT SIGNED INTEGER REMAINDER ENDS HERE
{ .mib
 nop.m 0
 nop.i 0
 br.ret.sptk b0;;
}
.endp int64_rem_min_lat
```

Sample test driver:

#include<stdio.h>

typedef struct { unsigned low,high; } uint64;

```
uint64 int64_rem_min_lat(uint64,uint64);
```

```
void run_test(unsigned ial,unsigned ia0,unsigned ib1,unsigned ib0,unsigned iq1,unsigned
iq0)
{
```

uint64 a,b,q;

```
a.low=ia0; a.high=ial;
b.low=ib0; b.high=ib1;
```

```
q=int64_rem_min_lat(a,b);
```

```
eise princi ( raiieu (%00x%00x) (n ,q.nign,q.iow)
```

```
}
```



4.26. Signed 64-bit Integer Remainder, Throughput-Optimized

The following algorithm, based on the signed 64-bit integer divide, calculates $r=a \mod b$, where a and b are 64-bit signed integers. *rn* is the IEEE round-to-nearest mode. $q = \left| \frac{a}{b} \right|$, and all other symbols used

table lookup

are 82-bit floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- (2) $e_0 = (1 b \cdot y_0)_{rn}$
- (3) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$
- $(4) \quad \mathbf{e}_1 = (\mathbf{e}_0 \cdot \mathbf{e}_0)_{rn}$
- (5) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$
- $(6) \quad \mathbf{q}_2 = (\mathbf{a} \cdot \mathbf{y}_2)_{rn}$
- (7) $\mathbf{r}_2 = (\mathbf{a} \mathbf{b} \cdot \mathbf{q}_2)_{rn}$
- (8) $q_3 = (q_2 + r_2 \cdot y_2)_{rn}$
- (9) q=trunc (q_3)
- (10) $r=a+(-b)\cdot q$

The assembly language implementation:

.file "int64 rem max thr.s"

```
82-bit floating-point register format precision
```

```
.section .text
// 64-bit signed integer remainder
.proc int64_rem_max_thr#
.align 32
.global int64_rem_max_thr#
.align 32
int64_rem_max_thr:
 .mii
 alloc r31=ar.pfs,2,0,0,0
 nop.i 0
 nop.i 0
}
{ .mmb
  // 64-BIT SIGNED INTEGER REMAINDER BEGINS HERE
  // general register used:
       r32 - 64-bit signed integer dividend
  11
  11
       r33 - 64-bit signed integer divisor
       r8 - 64-bit signed integer result
  11
  // floating-point registers used: f6, f7, f8, f9, f10
  // predicate registers used: p6
  setf.sig f10=r32 // holds a in integer form
 setf.sig f7=r33
 nop.b 0;;
} { .mfi
    // get the 2's complement of b
  sub r33=r0,r33
```

IA-64 Processors

```
fcvt.xf f6=f10
 nop.i 0
} { .mfi
nop.m 0
  fcvt.xf f7=f7
  nop.i 0;;
} { .mfi
 nop.m 0
 // Step (1)
// y0 = 1 / b in f8
  frcpa.s1 f8,p6=f6,f7
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (2)
// e0 = 1 - b * y0 in f9
  (p6) fnma.s1 f9=f7,f8,f1
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (3)
// y1 = y0 + e0 * y0 in f8
  (p6) fma.sl f8=f9,f8,f8
 nop.i 0
} { .mfi
 nop.m 0
  // Step (4)
// el = e0 * e0 in f9
  (p6) fma.s1 f9=f9,f9,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (5)
  // y2 = y1 + e1 * y1 in f8
(p6) fma.s1 f8=f9,f8,f8
 nop.i 0;;
} {.mfi
 nop.m 0
  // Step (6)
// q2=a*y2
  (p6) fma.sl f9=f6,f8,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (7)
  // r2 = a - b * q2 in f10
  (p6) fnma.s1 f6=f7,f9,f6
 nop.i 0;;
} { .mfi
  setf.sig f7=r33
  // Step (8)
 // q3 = q2 + r2 * y2 in f8
(p6) fma.s1 f8=f6,f8,f9
 nop.i 0;;
} { .mfi
 nop.m 0
  //(9) q = trunc(q3)
  fcvt.fx.trunc.s1 f8=f8
 nop.i 0;;
{ .mfi
  nop.m 0
  //(10) r = a + (-b) * q
  xma.l f8=f8,f7,f10
 nop.i 0;;
} { .mib
  getf.sig r8=f8
  nop.i 0
 nop.b 0;;
}
  // 64-BIT SIGNED INTEGER REMAINDER ENDS HERE
```

IA-64 Processors

```
{ .mib
 nop.m 0
 nop.i 0
 br.ret.sptk b0;;
}
.endp int64_rem_max_thr
Sample test driver:
#include<stdio.h>
typedef struct { unsigned low,high; } uint64;
uint64 int64_rem_max_thr(uint64,uint64);
void run_test(unsigned ial,unsigned ia0,unsigned ibl,unsigned ib0,unsigned iq1,unsigned
iq0)
ł
uint64 a,b,q;
  a.low=ia0; a.high=ia1;
 b.low=ib0; b.high=ib1;
 q=int64_rem_max_thr(a,b);
 printf("\nNumerator: %08x%08x\nDenominator: %08x%08x\nResult:
         %08x%08x\n",ia1,ia0,ib1,ib0,iq1,iq0);
  if(iq0==q.low && iq1==q.high) printf("Passed\n");
  else printf("Failed (%08x%08x)\n",q.high,q.low);
}
```

4.27. Unsigned 64-bit Integer Remainder, Latency-Optimized

The following algorithm, based on the unsigned 64-bit integer divide, calculates $r=a \mod b$, where a and b are 64-bit unsigned integers. rn is the IEEE round-to-nearest mode. $q = \left| \frac{a}{b} \right|$, and all other symbols

used are 82-bit floating-point register format numbers. The precision used for each step is shown below.

(1)	$y_0 = 1 / b \cdot (1 + \epsilon_0), \epsilon_0 < 2^{-8.886}$	table lookup
(2)	$\mathbf{q}_0 = (\mathbf{a} \cdot \mathbf{y}_0)_{rn}$	82-bit floating-point register format precision
(3)	$\mathbf{e}_0 = (1 - \mathbf{b} \cdot \mathbf{y}_0)_{rn}$	82-bit floating-point register format precision
(4)	$\mathbf{q}_1 = (\mathbf{q}_0 + \mathbf{e}_0 \cdot \mathbf{q}_0)_{rn}$	82-bit floating-point register format precision

(5) $e_1 = (e_0 \cdot e_0)_{rn}$

(6) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$

- (7) $q_2 = (q_1 + e_1 \cdot q_1)_{rn}$
- (8) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$
- $(9) \quad \mathbf{r}_2 = (\mathbf{a} \mathbf{b} \cdot \mathbf{q}_2)_{rn}$
- (10) $q_3 = (q_2 + r_2 \cdot y_2)_{rn}$
- (11) q=trunc (q_3)
- (12) $r=a+(-b)\cdot q$

The assembly language implementation:

82-bit floating-point register format precision

```
.file "uint64_rem_min_lat.s"
.section .text
  // 64-bit unsigned integer remainder
.proc uint64_rem_min_lat#
.align 32
.global uint64_rem_min_lat#
.align 32
uint64_rem_min_lat:
{ .mii
  alloc r31=ar.pfs,3,0,0,0
 nop.i 0
  nop.i 0
} { .mmb
  // 64-BIT UNSIGNED INTEGER REMAINDER BEGINS HERE
  // general register used:
        r32 - 64-bit unsigned integer dividend
r33 - 64-bit unsigned integer divisor
  11
  11
  11
        r8 - 64-bit unsigned integer result
  // floating-point registers used: f6, f7, f8, f9, f10, f11, f12
  // predicate registers used: p6
  setf.sig f12=r32 // holds a in integer form
  setf.sig f7=r33
  nop.b 0;;
} { .mfi
    // get 2's complement of b
  sub r33=r0,r33
  fcvt.xuf.sl f6=f12
  nop.i 0
} { .mfi
  nop.m 0
  fcvt.xuf.sl f7=f7
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (1)
  // y0 = 1 / b in f8
  frcpa.s1 f8,p6=f6,f7
  nop.i 0;;
} { .mfi
  nop.m 0
  // Step (2)
// q0 = a * y0 in f10
  (p6) fma.sl f10=f6,f8,f0
  nop.i 0
} { .mfi
  nop.m 0
```

```
// Step (3)
  // e0 = 1 - b * y0 in f9
  (p6) fnma.s1 f9=f7,f8,f1
  nop.i 0;;
} { .mfi
 nop.m 0
  // Step (4)
  // q1 = q0 + e0 * q0 in f10
(p6) fma.s1 f10=f9,f10,f10
 nop.i 0
} { .mfi
 nop.m 0
  // Step (5)
// el = e0 * e0 in fl1
  (p6) fma.s1 f11=f9,f9,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (6)
  // y1 = y0 + e0 * y0 in f8
  (p6) fma.sl f8=f9,f8,f8
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (7)
  // q2 = q1 + e1 * q1 in f9
(p6) fma.s1 f9=f11,f10,f10
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (8)
// y2 = y1 + e1 * y1 in f8
  (p6) fma.sl f8=f11,f8,f8
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (9)
  // r2 = a - b * q2 in f10
  (p6) fnma.sl f10=f7,f9,f6
 nop.i 0;;
} { .mfi
// f7=-b
  setf.sig f7=r33
  // Step (10)
  // q3 = q2 + r2 * y2 in f8
  (p6) fma.sl f8=f10,f8,f9
 nop.i 0;;
} { .mfi
 nop.m 0
  // (11) q = trunc(q3)
  fcvt.fxu.trunc.sl f8=f8
 nop.i 0;;
}
 { .mfi
 nop.m 0
  //(12) r = a + (-b) * q
 xma.l f8=f8,f7,f12
 nop.i 0;;
} { .mib
 getf.sig r8=f8
 nop.i 0
 nop.b 0
}
  // 64-BIT UNSIGNED INTEGER REMAINDER ENDS HERE
{ .mib
 nop.m 0
  nop.i 0
 br.ret.sptk b0;;
}
.endp uint64_rem_min_lat
```

int

Sample test driver:

#include<stdio.h>

typedef struct { unsigned low,high; } uint64;

```
uint64 uint64_rem_min_lat(uint64,uint64);
```

void run_test(unsigned ia1,unsigned ia0,unsigned ib1,unsigned ib0,unsigned iq1,unsigned
iq0)

ùint64 a,b,q;

```
a.low=ia0; a.high=ia1;
 b.low=ib0; b.high=ib1;
 q=uint64_rem_min_lat(a,b);
 printf("\nNumerator: %08x%08x\nDenominator: %08x%08x\nResult:
%08x%08x\n",ia1,ia0,ib1,ib0,iq1,iq0);
 if(iq0==q.low && iq1==q.high) printf("Passed\n");
 else printf("Failed (%08x%08x)\n",q.high,q.low);
}
void main()
 /* (2^62+1)%2^32=1 */
 /* (2^64-1)%1=0 */
 /* (2^63+2^62)%3=0 */
 }
```

4.28. Unsigned 64-bit Integer Remainder, Throughput-Optimized

The following algorithm, based on the unsigned 64-bit integer divide, calculates $r=a \mod b$, where *a* and *b* are 64-bit unsigned integers. Compared to the algorithm given above, this one uses two fewer instructions and one extra data dependency. *rn* is the IEEE round-to-nearest mode. $a = \begin{vmatrix} a \\ a \end{vmatrix}$, and all

other symbols used are 82-bit floating-point register format numbers. The precision used for each step is shown below.

- (1) $y_0 = 1 / b \cdot (1 + \varepsilon_0), |\varepsilon_0| < 2^{-8.886}$
- (2) $e_0 = (1 b \cdot y_0)_{rn}$
- (3) $y_1 = (y_0 + e_0 \cdot y_0)_{rn}$
- (4) $e_1 = (e_0 \cdot e_0)_{rn}$
- (5) $y_2 = (y_1 + e_1 \cdot y_1)_{rn}$
- (6) $q_2 = (a \cdot y_2)_{rn}$

table lookup

82-bit floating-point register format precision

82-bit floating-point register format precision

- 82-bit floating-point register format precision
- 82-bit floating-point register format precision
- 82-bit floating-point register format precision



82-bit floating-point register format precision

82-bit floating-point register format precision

integer operation

floating-point to unsigned integer conversion (RZ mode)

- (7) $r_2 = (a b \cdot q_2)_{rn}$
- (8) $q_3 = (q_2 + r_2 \cdot y_2)_{rn}$
- (9) $q=trunc (q_3)$
- (10) $r=a+(-b)\cdot q$

The assembly language implementation:

```
.file "uint64_rem_max_thr.s"
.section .text
  // 64-bit unsigned integer remainder
.proc uint64_rem_max_thr#
.align 32
.global uint64_rem_max_thr#
.align 32
uint64_rem_max_thr:
{ .mii
 alloc r31=ar.pfs,3,0,0,0
 nop.i 0
 nop.i 0
}
{ .mmb
  // 64-BIT UNSIGNED INTEGER REMAINDER BEGINS HERE
  // general register used:
       r32 - 64-bit unsigned integer dividend
r33 - 64-bit unsigned integer divisor
  11
  11
  11
      r8 - 64-bit unsigned integer result
  11
       r2 - scratch register
  // floating-point registers used: f6, f7, f8, f9, f10
  // predicate registers used: p6
 setf.sig f10=r32 // holds a in integer form
  setf.sig f7=r33
 nop.b 0;;
} { .mfi
    // get 2's complement of b
  sub r33=r0,r33
 fcvt.xuf.s1 f6=f10
 nop.i 0
} { .mfi
 nop.m 0
  fcvt.xuf.sl f7=f7
 nop.i 0;;
} { .mfi
nop.m 0
  // Step (1)
// y0 = 1 / b in f8
  frcpa.s1 f8,p6=f6,f7
nop.i 0;;
} { .mfi
 nop.m 0
  // Step (2)
  // e0 = 1 - b * y0 in f9
  (p6) fnma.s1 f9=f7,f8,f1
 nop.i 0;;
} { .mfi
  nop.m 0
  // Step (3)
  // y1 = y0 + e0 * y0 in f8
  (p6) fma.sl f8=f9,f8,f8
 nop.i 0
} { .mfi
nop.m 0
```

```
// Step (4)
  // el = e0 * e0 in f9
  (p6) fma.s1 f9=f9,f9,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (5)
  // y2 = y1 + e1 * y1 in f8
(p6) fma.s1 f8=f9,f8,f8
  nop.i 0;;
} {.mfi
 nop.m 0
  // Step (6)
// q2=a*y2
  (p6) fma.s1 f9=f6,f8,f0
 nop.i 0;;
} { .mfi
 nop.m 0
  // Step (7)
  // r2 = a - b * q2 in f10
  (p6) fnma.sl f6=f7,f9,f6
 nop.i 0;;
} { .mfi
// f7=-b
  setf.sig f7=r33
  // Step (8)
// q3 = q2 + r2 * y2 in f8
  (p6) fma.sl f8=f6,f8,f9
 nop.i 0;;
} { .mfi
 nop.m 0
  // (9) q = trunc(q3)
  fcvt.fxu.trunc.sl f8=f8
 nop.i 0;;
} { .mfi
 nop.m 0
  // (10) r = a + (-b) * q
 xma.l f8=f8,f7,f10
 nop.i 0;;
} { .mib
  getf.sig r8=f8
 nop.i 0
 nop.b 0
}
  // 64-BIT UNSIGNED INTEGER REMAINDER ENDS HERE
{ .mib
 nop.m 0
  nop.i 0
 br.ret.sptk b0;;
}
.endp uint64_rem_max_thr
```

Sample test driver:

#include<stdio.h>

typedef struct { unsigned low,high; } uint64; uint64 uint64_rem max_thr(uint64,uint64);

void run_test(unsigned ial,unsigned ia0,unsigned ibl,unsigned ib0,unsigned iq1,unsigned
iq0)
{

uint64 a,b,q;

a.low=ia0; a.high=ia1; b.low=ib0; b.high=ib1;



5. Authors

Marius Cornea (<u>marius.cornea@intel.com</u>) John Harrison (<u>johnh@ichips.intel.com</u>) Cristina Iordache (<u>cristina.s.iordache@intel.com</u>) Bob Norin (<u>bob.norin@intel.com</u>) Shane Story (<u>shane.story@intel.com</u>)

6. Acknowledgments

The authors wish to acknowledge the major contributions made by Peter Markstein of the Hewlett-Packard Company to the design and improvement of many algorithms described in this document.

7. References

[1] ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic, IEEE, New York, 1985.

[2] Intel(R) IA-64 Architecture Software Developer's Manual, Intel Corporation, 2000.

[3] Cornea-Hasegan, M., *Proving IEEE Correctness of Iterative Floating-Point Square Root, Divide, and Remainder Algorithms*, Intel Technology Journal, Q2, 1998, at http://developer.intel.com/technology/itj/q21998.htm

[4] Cornea-Hasegan, M. and Golliver, R., Markstein, P., *Correctness Proofs Outline for Newton-Raphson Based Floating-Point Divide and Square Root Algorithms*, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, 1999, IEEE Computer Society, Los Alamitos, CA, pp. 96-105.

[5] Cornea-Hasegan, M. and Norin, B., *IA-64 Floating-Point Operations and the IEEE Standard for Binary Floating-Point Arithmetic*, Intel Technology Journal, Q4, 1999, at http://developer.intel.com/technology/itj/q41999.htm

[6] Cornea-Hasegan, M., Iordache, C., Harrison, J. and Markstein, P., *Integer Divide and Remainder Operations in the IA-64 Architecture*, Proceedings of the 4th Conference on Real Numbers and Computers, Germany, April 2000.

[7] Intel Corporation, *Open Source From Intel*, http://developer.intel.com/design/ia-64/downloads/245415.htm